Collision-free interleaves using latin squares for parallel decoding of turbo codes

Hyun Young Oh; Dae Son Kim; Joon Sung Kim; Hong Yeop Song

doi:10.1109/VETECS.2007.331

Collision-free interleaves using latin squares for parallel decoding of turbo codes

Hyun Young Oh, Dae Son Kim, Joon Sung Kim, Hong Yeop Song

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Abstract

In the parallel decoding of turbo codes, the constituent interleaver must avoid the memory collision. This paper proposes a collision-free interleaver structure which can be optimized easily over various information blocksizes. The performance of the proposed interleaver is almost the same as or O.ldB loss against almost regular permutation (ARP) at FER 10^-5 region with information block sizes of 320 and 640 when the simulation environment is given by the 3GPP standard turbo codes with 4 parallelism in AWGN channel.

Original language	English
Title of host publication	2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring
Pages	1589-1592
Number of pages	4
DOIs	https://doi.org/10.1109/VETECS.2007.331
Publication status	Published - 2007
Event	2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring - Dublin, Ireland Duration: 2007 Apr 22 → 2007 Apr 25

Publication series

Name	IEEE Vehicular Technology Conference
ISSN (Print)	1550-2252

Other

Other	2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring
Country/Territory	Ireland
City	Dublin
Period	07/4/22 → 07/4/25

All Science Journal Classification (ASJC) codes

Computer Science Applications
Electrical and Electronic Engineering
Applied Mathematics

Access to Document

10.1109/VETECS.2007.331

Cite this

@inproceedings{391c2f04cc8749aa94de3b30bb039148,

title = "Collision-free interleaves using latin squares for parallel decoding of turbo codes",

abstract = "In the parallel decoding of turbo codes, the constituent interleaver must avoid the memory collision. This paper proposes a collision-free interleaver structure which can be optimized easily over various information blocksizes. The performance of the proposed interleaver is almost the same as or O.ldB loss against almost regular permutation (ARP) at FER 10-5 region with information block sizes of 320 and 640 when the simulation environment is given by the 3GPP standard turbo codes with 4 parallelism in AWGN channel.",

author = "Oh, {Hyun Young} and Kim, {Dae Son} and Kim, {Joon Sung} and Song, {Hong Yeop}",

year = "2007",

doi = "10.1109/VETECS.2007.331",

language = "English",

isbn = "1424402662",

series = "IEEE Vehicular Technology Conference",

pages = "1589--1592",

booktitle = "2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring",

note = "2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring ; Conference date: 22-04-2007 Through 25-04-2007",

}

Oh, HY, Kim, DS, Kim, JS & Song, HY 2007, Collision-free interleaves using latin squares for parallel decoding of turbo codes. in 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring., 4212759, IEEE Vehicular Technology Conference, pp. 1589-1592, 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring, Dublin, Ireland, 07/4/22. https://doi.org/10.1109/VETECS.2007.331

TY - GEN

T1 - Collision-free interleaves using latin squares for parallel decoding of turbo codes

AU - Oh, Hyun Young

AU - Kim, Dae Son

AU - Kim, Joon Sung

AU - Song, Hong Yeop

PY - 2007

Y1 - 2007

N2 - In the parallel decoding of turbo codes, the constituent interleaver must avoid the memory collision. This paper proposes a collision-free interleaver structure which can be optimized easily over various information blocksizes. The performance of the proposed interleaver is almost the same as or O.ldB loss against almost regular permutation (ARP) at FER 10-5 region with information block sizes of 320 and 640 when the simulation environment is given by the 3GPP standard turbo codes with 4 parallelism in AWGN channel.

AB - In the parallel decoding of turbo codes, the constituent interleaver must avoid the memory collision. This paper proposes a collision-free interleaver structure which can be optimized easily over various information blocksizes. The performance of the proposed interleaver is almost the same as or O.ldB loss against almost regular permutation (ARP) at FER 10-5 region with information block sizes of 320 and 640 when the simulation environment is given by the 3GPP standard turbo codes with 4 parallelism in AWGN channel.

UR - http://www.scopus.com/inward/record.url?scp=34547339074&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34547339074&partnerID=8YFLogxK

U2 - 10.1109/VETECS.2007.331

DO - 10.1109/VETECS.2007.331

M3 - Conference contribution

AN - SCOPUS:34547339074

SN - 1424402662

SN - 9781424402663

T3 - IEEE Vehicular Technology Conference

SP - 1589

EP - 1592

BT - 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring

T2 - 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring

Y2 - 22 April 2007 through 25 April 2007

ER -

Collision-free interleaves using latin squares for parallel decoding of turbo codes

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this