Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions

Min Soo Bae, Ilgu Yun

Research output: Contribution to journalArticle

Abstract

With the gate length shrinking to a few tens of nanometers, junctionless double-gate field-effect transistors (JL DG FETs) have become widely studied. In the subthreshold region, the electrical characteristics of JL DG FETs are sensitive to device parameters such as channel length, channel thickness, oxide thickness, doping concentration, and whether there are source/drain (S/D) extension regions or not. Therefore, it is essential for device engineers to develop compact models to run circuit simulations. In this paper, a compact JL DG FET model including S/D extension regions in the subthreshold region is proposed. Based on the superposition of the 1D Poisson equation and the 2D Laplace equation, the potential model is developed with and without S/D extension regions. Moreover, the subthreshold current, subthreshold slope, threshold voltage, and the drain induced barrier lowering are extracted without numerical iteration. The modeling results were verified with an ATLAS TCAD simulator and compared with a conventional undoped DG FET. We showed that the JL DG FET using the proposed compact model has better short-channel characteristics than the undoped DG FET with S/D extension regions, and we recommend that the doping concentration in the JL DG FET should be lighter for better subthreshold characteristics.

Original languageEnglish
Pages (from-to)48-57
Number of pages10
JournalSolid-State Electronics
Volume156
DOIs
Publication statusPublished - 2019 Jun 1

Fingerprint

Gates (transistor)
Field effect transistors
field effect transistors
Doping (additives)
Laplace equation
Circuit simulation
Poisson equation
Threshold voltage
Oxides
Simulators
threshold voltage
engineers
simulators
Engineers
iteration
slopes
oxides

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering
  • Materials Chemistry

Cite this

@article{adf8cdb75c554fb5be63da5253629c07,
title = "Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions",
abstract = "With the gate length shrinking to a few tens of nanometers, junctionless double-gate field-effect transistors (JL DG FETs) have become widely studied. In the subthreshold region, the electrical characteristics of JL DG FETs are sensitive to device parameters such as channel length, channel thickness, oxide thickness, doping concentration, and whether there are source/drain (S/D) extension regions or not. Therefore, it is essential for device engineers to develop compact models to run circuit simulations. In this paper, a compact JL DG FET model including S/D extension regions in the subthreshold region is proposed. Based on the superposition of the 1D Poisson equation and the 2D Laplace equation, the potential model is developed with and without S/D extension regions. Moreover, the subthreshold current, subthreshold slope, threshold voltage, and the drain induced barrier lowering are extracted without numerical iteration. The modeling results were verified with an ATLAS TCAD simulator and compared with a conventional undoped DG FET. We showed that the JL DG FET using the proposed compact model has better short-channel characteristics than the undoped DG FET with S/D extension regions, and we recommend that the doping concentration in the JL DG FET should be lighter for better subthreshold characteristics.",
author = "Bae, {Min Soo} and Ilgu Yun",
year = "2019",
month = "6",
day = "1",
doi = "10.1016/j.sse.2019.03.064",
language = "English",
volume = "156",
pages = "48--57",
journal = "Solid-State Electronics",
issn = "0038-1101",
publisher = "Elsevier Limited",

}

TY - JOUR

T1 - Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions

AU - Bae, Min Soo

AU - Yun, Ilgu

PY - 2019/6/1

Y1 - 2019/6/1

N2 - With the gate length shrinking to a few tens of nanometers, junctionless double-gate field-effect transistors (JL DG FETs) have become widely studied. In the subthreshold region, the electrical characteristics of JL DG FETs are sensitive to device parameters such as channel length, channel thickness, oxide thickness, doping concentration, and whether there are source/drain (S/D) extension regions or not. Therefore, it is essential for device engineers to develop compact models to run circuit simulations. In this paper, a compact JL DG FET model including S/D extension regions in the subthreshold region is proposed. Based on the superposition of the 1D Poisson equation and the 2D Laplace equation, the potential model is developed with and without S/D extension regions. Moreover, the subthreshold current, subthreshold slope, threshold voltage, and the drain induced barrier lowering are extracted without numerical iteration. The modeling results were verified with an ATLAS TCAD simulator and compared with a conventional undoped DG FET. We showed that the JL DG FET using the proposed compact model has better short-channel characteristics than the undoped DG FET with S/D extension regions, and we recommend that the doping concentration in the JL DG FET should be lighter for better subthreshold characteristics.

AB - With the gate length shrinking to a few tens of nanometers, junctionless double-gate field-effect transistors (JL DG FETs) have become widely studied. In the subthreshold region, the electrical characteristics of JL DG FETs are sensitive to device parameters such as channel length, channel thickness, oxide thickness, doping concentration, and whether there are source/drain (S/D) extension regions or not. Therefore, it is essential for device engineers to develop compact models to run circuit simulations. In this paper, a compact JL DG FET model including S/D extension regions in the subthreshold region is proposed. Based on the superposition of the 1D Poisson equation and the 2D Laplace equation, the potential model is developed with and without S/D extension regions. Moreover, the subthreshold current, subthreshold slope, threshold voltage, and the drain induced barrier lowering are extracted without numerical iteration. The modeling results were verified with an ATLAS TCAD simulator and compared with a conventional undoped DG FET. We showed that the JL DG FET using the proposed compact model has better short-channel characteristics than the undoped DG FET with S/D extension regions, and we recommend that the doping concentration in the JL DG FET should be lighter for better subthreshold characteristics.

UR - http://www.scopus.com/inward/record.url?scp=85063637251&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85063637251&partnerID=8YFLogxK

U2 - 10.1016/j.sse.2019.03.064

DO - 10.1016/j.sse.2019.03.064

M3 - Article

VL - 156

SP - 48

EP - 57

JO - Solid-State Electronics

JF - Solid-State Electronics

SN - 0038-1101

ER -