Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit

Kyuman Kang, Hanwool Jeong, Junha Lee, Seong Ook Jung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Read and write yields of 6σ are achieved in 1:1:2 and 1:2:2 FinFET SRAM bit-cells using a negative bit-line write assist circuit and a suppressed word-line read assist circuit, respectively. These two bit-cells are compared in terms of read delay and leakage current. In spite of a smaller cell current, 1:1:2 bit-cell achieves 27.7% smaller read delay than 1:2:2 bit-cell due to a smaller bit-line capacitance. 1:1:2 bit-cell has a smaller leakage current due to the smaller fin number of pass gate transistors, but the difference is just 0.5% because of a larger Vth variation.

Original languageEnglish
Title of host publicationISOCC 2013 - 2013 International SoC Design Conference
PublisherIEEE Computer Society
Pages35-38
Number of pages4
ISBN (Print)9781479911417
DOIs
Publication statusPublished - 2013 Jan 1
Event2013 International SoC Design Conference, ISOCC 2013 - Busan, Korea, Republic of
Duration: 2013 Nov 172013 Nov 19

Publication series

NameISOCC 2013 - 2013 International SoC Design Conference

Other

Other2013 International SoC Design Conference, ISOCC 2013
CountryKorea, Republic of
CityBusan
Period13/11/1713/11/19

Fingerprint

Static random access storage
Networks (circuits)
Leakage currents
FinFET
Transistors
Capacitance

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kang, K., Jeong, H., Lee, J., & Jung, S. O. (2013). Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit. In ISOCC 2013 - 2013 International SoC Design Conference (pp. 35-38). [6863979] (ISOCC 2013 - 2013 International SoC Design Conference). IEEE Computer Society. https://doi.org/10.1109/ISOCC.2013.6863979
Kang, Kyuman ; Jeong, Hanwool ; Lee, Junha ; Jung, Seong Ook. / Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit. ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. pp. 35-38 (ISOCC 2013 - 2013 International SoC Design Conference).
@inproceedings{f587fa0d100442939c3cac758f883d56,
title = "Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit",
abstract = "Read and write yields of 6σ are achieved in 1:1:2 and 1:2:2 FinFET SRAM bit-cells using a negative bit-line write assist circuit and a suppressed word-line read assist circuit, respectively. These two bit-cells are compared in terms of read delay and leakage current. In spite of a smaller cell current, 1:1:2 bit-cell achieves 27.7{\%} smaller read delay than 1:2:2 bit-cell due to a smaller bit-line capacitance. 1:1:2 bit-cell has a smaller leakage current due to the smaller fin number of pass gate transistors, but the difference is just 0.5{\%} because of a larger Vth variation.",
author = "Kyuman Kang and Hanwool Jeong and Junha Lee and Jung, {Seong Ook}",
year = "2013",
month = "1",
day = "1",
doi = "10.1109/ISOCC.2013.6863979",
language = "English",
isbn = "9781479911417",
series = "ISOCC 2013 - 2013 International SoC Design Conference",
publisher = "IEEE Computer Society",
pages = "35--38",
booktitle = "ISOCC 2013 - 2013 International SoC Design Conference",
address = "United States",

}

Kang, K, Jeong, H, Lee, J & Jung, SO 2013, Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit. in ISOCC 2013 - 2013 International SoC Design Conference., 6863979, ISOCC 2013 - 2013 International SoC Design Conference, IEEE Computer Society, pp. 35-38, 2013 International SoC Design Conference, ISOCC 2013, Busan, Korea, Republic of, 13/11/17. https://doi.org/10.1109/ISOCC.2013.6863979

Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit. / Kang, Kyuman; Jeong, Hanwool; Lee, Junha; Jung, Seong Ook.

ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society, 2013. p. 35-38 6863979 (ISOCC 2013 - 2013 International SoC Design Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit

AU - Kang, Kyuman

AU - Jeong, Hanwool

AU - Lee, Junha

AU - Jung, Seong Ook

PY - 2013/1/1

Y1 - 2013/1/1

N2 - Read and write yields of 6σ are achieved in 1:1:2 and 1:2:2 FinFET SRAM bit-cells using a negative bit-line write assist circuit and a suppressed word-line read assist circuit, respectively. These two bit-cells are compared in terms of read delay and leakage current. In spite of a smaller cell current, 1:1:2 bit-cell achieves 27.7% smaller read delay than 1:2:2 bit-cell due to a smaller bit-line capacitance. 1:1:2 bit-cell has a smaller leakage current due to the smaller fin number of pass gate transistors, but the difference is just 0.5% because of a larger Vth variation.

AB - Read and write yields of 6σ are achieved in 1:1:2 and 1:2:2 FinFET SRAM bit-cells using a negative bit-line write assist circuit and a suppressed word-line read assist circuit, respectively. These two bit-cells are compared in terms of read delay and leakage current. In spite of a smaller cell current, 1:1:2 bit-cell achieves 27.7% smaller read delay than 1:2:2 bit-cell due to a smaller bit-line capacitance. 1:1:2 bit-cell has a smaller leakage current due to the smaller fin number of pass gate transistors, but the difference is just 0.5% because of a larger Vth variation.

UR - http://www.scopus.com/inward/record.url?scp=84906897679&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84906897679&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2013.6863979

DO - 10.1109/ISOCC.2013.6863979

M3 - Conference contribution

AN - SCOPUS:84906897679

SN - 9781479911417

T3 - ISOCC 2013 - 2013 International SoC Design Conference

SP - 35

EP - 38

BT - ISOCC 2013 - 2013 International SoC Design Conference

PB - IEEE Computer Society

ER -

Kang K, Jeong H, Lee J, Jung SO. Comparative analysis of 1:1:2 and 1:2:2 FinFET SRAM bit-cell using assist circuit. In ISOCC 2013 - 2013 International SoC Design Conference. IEEE Computer Society. 2013. p. 35-38. 6863979. (ISOCC 2013 - 2013 International SoC Design Conference). https://doi.org/10.1109/ISOCC.2013.6863979