Coupling Delay Optimization by Temporal Decorrelation Using Dual Threshold Voltage Technique

Ki Wook Kim, Seongook Jung, Taewhan Kim, Prashant Saxena, C. L. Liu, Sung Mo Kang

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

Coupling effect due to line-to-Iine capacitance is of serious concern in timing analysis of circuits in ultra deep submicrometer CMOS technology. Often coupling delay is heavily dependent on temporal correlation of signal switching in relevant wires. Temporal decorrelation by shifting timing window can alleviate performance degradation induced by tight coupling. This paper presents an algorithm for minimizing circuit delay through timing window modulation in dual Vt technology. Experimental results on the ISCAS85 benchmark circuits indicate that the critical delay will be reduced significantly when low Vt is applied properly.

Original languageEnglish
Pages (from-to)879-887
Number of pages9
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume11
Issue number5
DOIs
Publication statusPublished - 2003 Oct 1

Fingerprint

Threshold voltage
Delay circuits
Networks (circuits)
Capacitance
Modulation
Wire
Degradation

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Kim, Ki Wook ; Jung, Seongook ; Kim, Taewhan ; Saxena, Prashant ; Liu, C. L. ; Kang, Sung Mo. / Coupling Delay Optimization by Temporal Decorrelation Using Dual Threshold Voltage Technique. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2003 ; Vol. 11, No. 5. pp. 879-887.
@article{3e846f2d87d54fd5b501022c4d0b977d,
title = "Coupling Delay Optimization by Temporal Decorrelation Using Dual Threshold Voltage Technique",
abstract = "Coupling effect due to line-to-Iine capacitance is of serious concern in timing analysis of circuits in ultra deep submicrometer CMOS technology. Often coupling delay is heavily dependent on temporal correlation of signal switching in relevant wires. Temporal decorrelation by shifting timing window can alleviate performance degradation induced by tight coupling. This paper presents an algorithm for minimizing circuit delay through timing window modulation in dual Vt technology. Experimental results on the ISCAS85 benchmark circuits indicate that the critical delay will be reduced significantly when low Vt is applied properly.",
author = "Kim, {Ki Wook} and Seongook Jung and Taewhan Kim and Prashant Saxena and Liu, {C. L.} and Kang, {Sung Mo}",
year = "2003",
month = "10",
day = "1",
doi = "10.1109/TVLSI.2003.817111",
language = "English",
volume = "11",
pages = "879--887",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

Coupling Delay Optimization by Temporal Decorrelation Using Dual Threshold Voltage Technique. / Kim, Ki Wook; Jung, Seongook; Kim, Taewhan; Saxena, Prashant; Liu, C. L.; Kang, Sung Mo.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 5, 01.10.2003, p. 879-887.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Coupling Delay Optimization by Temporal Decorrelation Using Dual Threshold Voltage Technique

AU - Kim, Ki Wook

AU - Jung, Seongook

AU - Kim, Taewhan

AU - Saxena, Prashant

AU - Liu, C. L.

AU - Kang, Sung Mo

PY - 2003/10/1

Y1 - 2003/10/1

N2 - Coupling effect due to line-to-Iine capacitance is of serious concern in timing analysis of circuits in ultra deep submicrometer CMOS technology. Often coupling delay is heavily dependent on temporal correlation of signal switching in relevant wires. Temporal decorrelation by shifting timing window can alleviate performance degradation induced by tight coupling. This paper presents an algorithm for minimizing circuit delay through timing window modulation in dual Vt technology. Experimental results on the ISCAS85 benchmark circuits indicate that the critical delay will be reduced significantly when low Vt is applied properly.

AB - Coupling effect due to line-to-Iine capacitance is of serious concern in timing analysis of circuits in ultra deep submicrometer CMOS technology. Often coupling delay is heavily dependent on temporal correlation of signal switching in relevant wires. Temporal decorrelation by shifting timing window can alleviate performance degradation induced by tight coupling. This paper presents an algorithm for minimizing circuit delay through timing window modulation in dual Vt technology. Experimental results on the ISCAS85 benchmark circuits indicate that the critical delay will be reduced significantly when low Vt is applied properly.

UR - http://www.scopus.com/inward/record.url?scp=0142227162&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0142227162&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2003.817111

DO - 10.1109/TVLSI.2003.817111

M3 - Article

AN - SCOPUS:0142227162

VL - 11

SP - 879

EP - 887

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 5

ER -