Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM

Taehui Na, Byungkyu Song, Jung Pill Kim, Seung H. Kang, Seong Ook Jung

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

In the spin-transfer-torque random access memory design, the sensing scheme has become a bottleneck from the viewpoints of performance and read energy, because the required read current and time are too large to satisfy a target read yield. When the target read yield is greater than the fundamental read-yield limit determined by bit-to-bit data-cell variation, the conventional data-cell-variation-tolerant (DCVT) sensing scheme cannot satisfy the target read yield without requiring impractically high performance and energy overhead. To resolve this problem, this paper proposes a DCVT dual-mode sensing scheme (DMSS) that operates mostly in normal mode when correct sensing is assured, and infrequently in exception mode when correct sensing is uncertain. Using the dual-mode strategy, the DMSS can achieve the target read yield, while significantly mitigating the performance and energy overhead. Monte-Carlo HSPICE simulation results, using industry-compatible 45-nm model parameters, show that the proposed DMSS achieves a read yield of 6.1 sigma with a 3.2 faster read time and 4.5 lower read energy than the destructive self-reference sensing scheme.

Original languageEnglish
Article number7949043
Pages (from-to)163-174
Number of pages12
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume65
Issue number1
DOIs
Publication statusPublished - 2018 Jan 1

Fingerprint

Random access storage
Torque
Data storage equipment
Industry
Monte Carlo simulation

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Na, Taehui ; Song, Byungkyu ; Kim, Jung Pill ; Kang, Seung H. ; Jung, Seong Ook. / Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM. In: IEEE Transactions on Circuits and Systems I: Regular Papers. 2018 ; Vol. 65, No. 1. pp. 163-174.
@article{c561effef77047ee8d2973bb513f178a,
title = "Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM",
abstract = "In the spin-transfer-torque random access memory design, the sensing scheme has become a bottleneck from the viewpoints of performance and read energy, because the required read current and time are too large to satisfy a target read yield. When the target read yield is greater than the fundamental read-yield limit determined by bit-to-bit data-cell variation, the conventional data-cell-variation-tolerant (DCVT) sensing scheme cannot satisfy the target read yield without requiring impractically high performance and energy overhead. To resolve this problem, this paper proposes a DCVT dual-mode sensing scheme (DMSS) that operates mostly in normal mode when correct sensing is assured, and infrequently in exception mode when correct sensing is uncertain. Using the dual-mode strategy, the DMSS can achieve the target read yield, while significantly mitigating the performance and energy overhead. Monte-Carlo HSPICE simulation results, using industry-compatible 45-nm model parameters, show that the proposed DMSS achieves a read yield of 6.1 sigma with a 3.2 faster read time and 4.5 lower read energy than the destructive self-reference sensing scheme.",
author = "Taehui Na and Byungkyu Song and Kim, {Jung Pill} and Kang, {Seung H.} and Jung, {Seong Ook}",
year = "2018",
month = "1",
day = "1",
doi = "10.1109/TCSI.2017.2712363",
language = "English",
volume = "65",
pages = "163--174",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM. / Na, Taehui; Song, Byungkyu; Kim, Jung Pill; Kang, Seung H.; Jung, Seong Ook.

In: IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 65, No. 1, 7949043, 01.01.2018, p. 163-174.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM

AU - Na, Taehui

AU - Song, Byungkyu

AU - Kim, Jung Pill

AU - Kang, Seung H.

AU - Jung, Seong Ook

PY - 2018/1/1

Y1 - 2018/1/1

N2 - In the spin-transfer-torque random access memory design, the sensing scheme has become a bottleneck from the viewpoints of performance and read energy, because the required read current and time are too large to satisfy a target read yield. When the target read yield is greater than the fundamental read-yield limit determined by bit-to-bit data-cell variation, the conventional data-cell-variation-tolerant (DCVT) sensing scheme cannot satisfy the target read yield without requiring impractically high performance and energy overhead. To resolve this problem, this paper proposes a DCVT dual-mode sensing scheme (DMSS) that operates mostly in normal mode when correct sensing is assured, and infrequently in exception mode when correct sensing is uncertain. Using the dual-mode strategy, the DMSS can achieve the target read yield, while significantly mitigating the performance and energy overhead. Monte-Carlo HSPICE simulation results, using industry-compatible 45-nm model parameters, show that the proposed DMSS achieves a read yield of 6.1 sigma with a 3.2 faster read time and 4.5 lower read energy than the destructive self-reference sensing scheme.

AB - In the spin-transfer-torque random access memory design, the sensing scheme has become a bottleneck from the viewpoints of performance and read energy, because the required read current and time are too large to satisfy a target read yield. When the target read yield is greater than the fundamental read-yield limit determined by bit-to-bit data-cell variation, the conventional data-cell-variation-tolerant (DCVT) sensing scheme cannot satisfy the target read yield without requiring impractically high performance and energy overhead. To resolve this problem, this paper proposes a DCVT dual-mode sensing scheme (DMSS) that operates mostly in normal mode when correct sensing is assured, and infrequently in exception mode when correct sensing is uncertain. Using the dual-mode strategy, the DMSS can achieve the target read yield, while significantly mitigating the performance and energy overhead. Monte-Carlo HSPICE simulation results, using industry-compatible 45-nm model parameters, show that the proposed DMSS achieves a read yield of 6.1 sigma with a 3.2 faster read time and 4.5 lower read energy than the destructive self-reference sensing scheme.

UR - http://www.scopus.com/inward/record.url?scp=85023193897&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85023193897&partnerID=8YFLogxK

U2 - 10.1109/TCSI.2017.2712363

DO - 10.1109/TCSI.2017.2712363

M3 - Article

VL - 65

SP - 163

EP - 174

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 1

M1 - 7949043

ER -