Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory

Sung In Jang, Su Kyung Yoon, Kihyun Park, Gi Ho Park, Shin Dug Kim

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

This research aims to design a new phase-change RAM (PRAM)-based main memory structure, supporting the advantages of PRAM while providing performance similar to that of conventional DRAM main memory. To replace conventional DRAMs with non-volatile PRAMs as the main memory components, comparable memory access latency, overall cost, power dissipation, and memory cell endurance should be supported. For these goals, we propose a new main memory system consisting of a DRAM converter and an array of single-level cell (SLC)/multi-level cell (MLC) PRAMs. The DRAM converter consists of an aggressive fetching superblock buffer to assure better use of spatial locality and a selective filtering buffer for better use of temporal locality. The array of the SLC/MLC hybrid PRAM structure includes a combination of SLC and MLC PRAMs to enhance the lifetime of the MLC PRAM main memory and hide asymmetric read/write access latency. The proposed structure is evaluated by a trace-driven simulator using SPEC CPU 2006 and SPLASH-2 traces. Experimental results show that the proposed DRAM converter can reduce the miss rate by ∼37% and write count by ∼55% in comparison with the uniform buffer case. Also, the SLC/MLC PRAM with DRAM converter shows performance in terms of access latency and power consumption close to that of the conventional memory architecture. Thus, our proposed memory architecture can be used to replace the current DRAM-based main memory system.

Original languageEnglish
Pages (from-to)2852-2863
Number of pages12
JournalComputer Journal
Volume58
Issue number11
DOIs
Publication statusPublished - 2014 Aug 11

Fingerprint

Random access storage
Dynamic random access storage
Data storage equipment
Memory architecture
Program processors
Energy dissipation
Durability
Electric power utilization
Simulators
Costs

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

Jang, Sung In ; Yoon, Su Kyung ; Park, Kihyun ; Park, Gi Ho ; Kim, Shin Dug. / Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory. In: Computer Journal. 2014 ; Vol. 58, No. 11. pp. 2852-2863.
@article{6b65f6f0f2d545e6bbc654f5277b0ce1,
title = "Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory",
abstract = "This research aims to design a new phase-change RAM (PRAM)-based main memory structure, supporting the advantages of PRAM while providing performance similar to that of conventional DRAM main memory. To replace conventional DRAMs with non-volatile PRAMs as the main memory components, comparable memory access latency, overall cost, power dissipation, and memory cell endurance should be supported. For these goals, we propose a new main memory system consisting of a DRAM converter and an array of single-level cell (SLC)/multi-level cell (MLC) PRAMs. The DRAM converter consists of an aggressive fetching superblock buffer to assure better use of spatial locality and a selective filtering buffer for better use of temporal locality. The array of the SLC/MLC hybrid PRAM structure includes a combination of SLC and MLC PRAMs to enhance the lifetime of the MLC PRAM main memory and hide asymmetric read/write access latency. The proposed structure is evaluated by a trace-driven simulator using SPEC CPU 2006 and SPLASH-2 traces. Experimental results show that the proposed DRAM converter can reduce the miss rate by ∼37{\%} and write count by ∼55{\%} in comparison with the uniform buffer case. Also, the SLC/MLC PRAM with DRAM converter shows performance in terms of access latency and power consumption close to that of the conventional memory architecture. Thus, our proposed memory architecture can be used to replace the current DRAM-based main memory system.",
author = "Jang, {Sung In} and Yoon, {Su Kyung} and Kihyun Park and Park, {Gi Ho} and Kim, {Shin Dug}",
year = "2014",
month = "8",
day = "11",
doi = "10.1093/comjnl/bxu133",
language = "English",
volume = "58",
pages = "2852--2863",
journal = "Computer Journal",
issn = "0010-4620",
publisher = "Oxford University Press",
number = "11",

}

Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory. / Jang, Sung In; Yoon, Su Kyung; Park, Kihyun; Park, Gi Ho; Kim, Shin Dug.

In: Computer Journal, Vol. 58, No. 11, 11.08.2014, p. 2852-2863.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Data Classification Management with its Interfacing Structure for Hybrid SLC/MLC PRAM Main Memory

AU - Jang, Sung In

AU - Yoon, Su Kyung

AU - Park, Kihyun

AU - Park, Gi Ho

AU - Kim, Shin Dug

PY - 2014/8/11

Y1 - 2014/8/11

N2 - This research aims to design a new phase-change RAM (PRAM)-based main memory structure, supporting the advantages of PRAM while providing performance similar to that of conventional DRAM main memory. To replace conventional DRAMs with non-volatile PRAMs as the main memory components, comparable memory access latency, overall cost, power dissipation, and memory cell endurance should be supported. For these goals, we propose a new main memory system consisting of a DRAM converter and an array of single-level cell (SLC)/multi-level cell (MLC) PRAMs. The DRAM converter consists of an aggressive fetching superblock buffer to assure better use of spatial locality and a selective filtering buffer for better use of temporal locality. The array of the SLC/MLC hybrid PRAM structure includes a combination of SLC and MLC PRAMs to enhance the lifetime of the MLC PRAM main memory and hide asymmetric read/write access latency. The proposed structure is evaluated by a trace-driven simulator using SPEC CPU 2006 and SPLASH-2 traces. Experimental results show that the proposed DRAM converter can reduce the miss rate by ∼37% and write count by ∼55% in comparison with the uniform buffer case. Also, the SLC/MLC PRAM with DRAM converter shows performance in terms of access latency and power consumption close to that of the conventional memory architecture. Thus, our proposed memory architecture can be used to replace the current DRAM-based main memory system.

AB - This research aims to design a new phase-change RAM (PRAM)-based main memory structure, supporting the advantages of PRAM while providing performance similar to that of conventional DRAM main memory. To replace conventional DRAMs with non-volatile PRAMs as the main memory components, comparable memory access latency, overall cost, power dissipation, and memory cell endurance should be supported. For these goals, we propose a new main memory system consisting of a DRAM converter and an array of single-level cell (SLC)/multi-level cell (MLC) PRAMs. The DRAM converter consists of an aggressive fetching superblock buffer to assure better use of spatial locality and a selective filtering buffer for better use of temporal locality. The array of the SLC/MLC hybrid PRAM structure includes a combination of SLC and MLC PRAMs to enhance the lifetime of the MLC PRAM main memory and hide asymmetric read/write access latency. The proposed structure is evaluated by a trace-driven simulator using SPEC CPU 2006 and SPLASH-2 traces. Experimental results show that the proposed DRAM converter can reduce the miss rate by ∼37% and write count by ∼55% in comparison with the uniform buffer case. Also, the SLC/MLC PRAM with DRAM converter shows performance in terms of access latency and power consumption close to that of the conventional memory architecture. Thus, our proposed memory architecture can be used to replace the current DRAM-based main memory system.

UR - http://www.scopus.com/inward/record.url?scp=84945249942&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84945249942&partnerID=8YFLogxK

U2 - 10.1093/comjnl/bxu133

DO - 10.1093/comjnl/bxu133

M3 - Article

AN - SCOPUS:84945249942

VL - 58

SP - 2852

EP - 2863

JO - Computer Journal

JF - Computer Journal

SN - 0010-4620

IS - 11

ER -