Design and effectiveness of small-sized decoupled dispatch queues

Won W. Ro, Jean Luc Gaudiot

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Continuing demands for high degrees of Instruction Level Parallelism (ILP) require large dispatch queues in modern superscalar microprocessors. However, such large queues are inevitably accompanied by high circuit complexity which correspondingly limits the pipeline clock rates. This is due to the fact that most of today's designs are based upon a centralized dispatch queue which depends on globally broadcasting operations to wake up and select the ready instructions. As an alternative to this conventional design, we propose the design of hierarchically distributed dispatch queues, based on the access/execute decoupled architecture model. Simulation results based on 14 data intensive benchmarks show that our DDQ (Decoupled Dispatch Queues) design achieves performance comparable to a superscalar machine with a large dispatch queue. We also show that our DDQ can be designed with small-sized, distributed dispatch queues which consequently can be implemented with low hardware complexity and high clock rates.

Original languageEnglish
Title of host publicationEuro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings
PublisherSpringer Verlag
Pages485-494
Number of pages10
ISBN (Print)3540377832, 9783540377832
Publication statusPublished - 2006 Jan 1
Event12th International Euro-Par Conference 2006 - Lisbon, Portugal
Duration: 2006 Aug 282006 Sep 1

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4128 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Other

Other12th International Euro-Par Conference 2006
CountryPortugal
CityLisbon
Period06/8/2806/9/1

Fingerprint

Queue
Clocks
Superscalar
Broadcasting
Microprocessor chips
Pipelines
Instruction Level Parallelism
Circuit Complexity
Hardware
Design
Networks (circuits)
Microprocessor
Benchmark
Alternatives
Simulation

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Ro, W. W., & Gaudiot, J. L. (2006). Design and effectiveness of small-sized decoupled dispatch queues. In Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings (pp. 485-494). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4128 LNCS). Springer Verlag.
Ro, Won W. ; Gaudiot, Jean Luc. / Design and effectiveness of small-sized decoupled dispatch queues. Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings. Springer Verlag, 2006. pp. 485-494 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{2492f50b02624f12bf7403a72f085ea3,
title = "Design and effectiveness of small-sized decoupled dispatch queues",
abstract = "Continuing demands for high degrees of Instruction Level Parallelism (ILP) require large dispatch queues in modern superscalar microprocessors. However, such large queues are inevitably accompanied by high circuit complexity which correspondingly limits the pipeline clock rates. This is due to the fact that most of today's designs are based upon a centralized dispatch queue which depends on globally broadcasting operations to wake up and select the ready instructions. As an alternative to this conventional design, we propose the design of hierarchically distributed dispatch queues, based on the access/execute decoupled architecture model. Simulation results based on 14 data intensive benchmarks show that our DDQ (Decoupled Dispatch Queues) design achieves performance comparable to a superscalar machine with a large dispatch queue. We also show that our DDQ can be designed with small-sized, distributed dispatch queues which consequently can be implemented with low hardware complexity and high clock rates.",
author = "Ro, {Won W.} and Gaudiot, {Jean Luc}",
year = "2006",
month = "1",
day = "1",
language = "English",
isbn = "3540377832",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer Verlag",
pages = "485--494",
booktitle = "Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings",
address = "Germany",

}

Ro, WW & Gaudiot, JL 2006, Design and effectiveness of small-sized decoupled dispatch queues. in Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4128 LNCS, Springer Verlag, pp. 485-494, 12th International Euro-Par Conference 2006, Lisbon, Portugal, 06/8/28.

Design and effectiveness of small-sized decoupled dispatch queues. / Ro, Won W.; Gaudiot, Jean Luc.

Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings. Springer Verlag, 2006. p. 485-494 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4128 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Design and effectiveness of small-sized decoupled dispatch queues

AU - Ro, Won W.

AU - Gaudiot, Jean Luc

PY - 2006/1/1

Y1 - 2006/1/1

N2 - Continuing demands for high degrees of Instruction Level Parallelism (ILP) require large dispatch queues in modern superscalar microprocessors. However, such large queues are inevitably accompanied by high circuit complexity which correspondingly limits the pipeline clock rates. This is due to the fact that most of today's designs are based upon a centralized dispatch queue which depends on globally broadcasting operations to wake up and select the ready instructions. As an alternative to this conventional design, we propose the design of hierarchically distributed dispatch queues, based on the access/execute decoupled architecture model. Simulation results based on 14 data intensive benchmarks show that our DDQ (Decoupled Dispatch Queues) design achieves performance comparable to a superscalar machine with a large dispatch queue. We also show that our DDQ can be designed with small-sized, distributed dispatch queues which consequently can be implemented with low hardware complexity and high clock rates.

AB - Continuing demands for high degrees of Instruction Level Parallelism (ILP) require large dispatch queues in modern superscalar microprocessors. However, such large queues are inevitably accompanied by high circuit complexity which correspondingly limits the pipeline clock rates. This is due to the fact that most of today's designs are based upon a centralized dispatch queue which depends on globally broadcasting operations to wake up and select the ready instructions. As an alternative to this conventional design, we propose the design of hierarchically distributed dispatch queues, based on the access/execute decoupled architecture model. Simulation results based on 14 data intensive benchmarks show that our DDQ (Decoupled Dispatch Queues) design achieves performance comparable to a superscalar machine with a large dispatch queue. We also show that our DDQ can be designed with small-sized, distributed dispatch queues which consequently can be implemented with low hardware complexity and high clock rates.

UR - http://www.scopus.com/inward/record.url?scp=33749998948&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33749998948&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33749998948

SN - 3540377832

SN - 9783540377832

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 485

EP - 494

BT - Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings

PB - Springer Verlag

ER -

Ro WW, Gaudiot JL. Design and effectiveness of small-sized decoupled dispatch queues. In Euro-Par 2006 Parallel Processing - 12th International Euro-Par Conference, Proceedings. Springer Verlag. 2006. p. 485-494. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).