Design and evaluation of a selective compressed memory system

Jang Soo Lee, Won Kee Hong, Shin-Dug Kim

Research output: Contribution to conferencePaper

69 Citations (Scopus)

Abstract

This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compressed form. However, decompression time causes a critical effect on the memory access time and variable-sized compressed blocks tend to increase the design complexity of the compressed cache architecture. This paper suggests several techniques to reduce the decompression overhead and to manage the compressed blocks efficiently, which include selective compression, fixed space allocation for the compressed blocks, parallel decompression, the use of a decompression buffer, and so on. Moreover, a simple compressed cache architecture based on the above techniques and its management method are proposed. The results from trace-driven simulation show that this approach can provide around 35% decrease in the on-chip cache miss ratio as well as a 53% decrease in the data traffic over the conventional memory systems. Also, a large amount of the decompression overhead can be reduced, and thus the average memory access time can also be reduced by maximum 20% against the conventional memory systems.

Original languageEnglish
Pages184-191
Number of pages8
Publication statusPublished - 1999 Dec 1
EventInternational Conference on Computer Design (ICCD'99) - Austin, TX, USA
Duration: 1999 Oct 101999 Oct 13

Other

OtherInternational Conference on Computer Design (ICCD'99)
CityAustin, TX, USA
Period99/10/1099/10/13

Fingerprint

Data storage equipment

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lee, J. S., Hong, W. K., & Kim, S-D. (1999). Design and evaluation of a selective compressed memory system. 184-191. Paper presented at International Conference on Computer Design (ICCD'99), Austin, TX, USA, .
Lee, Jang Soo ; Hong, Won Kee ; Kim, Shin-Dug. / Design and evaluation of a selective compressed memory system. Paper presented at International Conference on Computer Design (ICCD'99), Austin, TX, USA, .8 p.
@conference{975c72d77822421d8a2ec43d73049e21,
title = "Design and evaluation of a selective compressed memory system",
abstract = "This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compressed form. However, decompression time causes a critical effect on the memory access time and variable-sized compressed blocks tend to increase the design complexity of the compressed cache architecture. This paper suggests several techniques to reduce the decompression overhead and to manage the compressed blocks efficiently, which include selective compression, fixed space allocation for the compressed blocks, parallel decompression, the use of a decompression buffer, and so on. Moreover, a simple compressed cache architecture based on the above techniques and its management method are proposed. The results from trace-driven simulation show that this approach can provide around 35{\%} decrease in the on-chip cache miss ratio as well as a 53{\%} decrease in the data traffic over the conventional memory systems. Also, a large amount of the decompression overhead can be reduced, and thus the average memory access time can also be reduced by maximum 20{\%} against the conventional memory systems.",
author = "Lee, {Jang Soo} and Hong, {Won Kee} and Shin-Dug Kim",
year = "1999",
month = "12",
day = "1",
language = "English",
pages = "184--191",
note = "International Conference on Computer Design (ICCD'99) ; Conference date: 10-10-1999 Through 13-10-1999",

}

Lee, JS, Hong, WK & Kim, S-D 1999, 'Design and evaluation of a selective compressed memory system' Paper presented at International Conference on Computer Design (ICCD'99), Austin, TX, USA, 99/10/10 - 99/10/13, pp. 184-191.

Design and evaluation of a selective compressed memory system. / Lee, Jang Soo; Hong, Won Kee; Kim, Shin-Dug.

1999. 184-191 Paper presented at International Conference on Computer Design (ICCD'99), Austin, TX, USA, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - Design and evaluation of a selective compressed memory system

AU - Lee, Jang Soo

AU - Hong, Won Kee

AU - Kim, Shin-Dug

PY - 1999/12/1

Y1 - 1999/12/1

N2 - This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compressed form. However, decompression time causes a critical effect on the memory access time and variable-sized compressed blocks tend to increase the design complexity of the compressed cache architecture. This paper suggests several techniques to reduce the decompression overhead and to manage the compressed blocks efficiently, which include selective compression, fixed space allocation for the compressed blocks, parallel decompression, the use of a decompression buffer, and so on. Moreover, a simple compressed cache architecture based on the above techniques and its management method are proposed. The results from trace-driven simulation show that this approach can provide around 35% decrease in the on-chip cache miss ratio as well as a 53% decrease in the data traffic over the conventional memory systems. Also, a large amount of the decompression overhead can be reduced, and thus the average memory access time can also be reduced by maximum 20% against the conventional memory systems.

AB - This research explores any potential for an on-chip cache compression which can reduce not only cache miss ratio but also miss penalty, if main memory is also managed in compressed form. However, decompression time causes a critical effect on the memory access time and variable-sized compressed blocks tend to increase the design complexity of the compressed cache architecture. This paper suggests several techniques to reduce the decompression overhead and to manage the compressed blocks efficiently, which include selective compression, fixed space allocation for the compressed blocks, parallel decompression, the use of a decompression buffer, and so on. Moreover, a simple compressed cache architecture based on the above techniques and its management method are proposed. The results from trace-driven simulation show that this approach can provide around 35% decrease in the on-chip cache miss ratio as well as a 53% decrease in the data traffic over the conventional memory systems. Also, a large amount of the decompression overhead can be reduced, and thus the average memory access time can also be reduced by maximum 20% against the conventional memory systems.

UR - http://www.scopus.com/inward/record.url?scp=0033300356&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033300356&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0033300356

SP - 184

EP - 191

ER -

Lee JS, Hong WK, Kim S-D. Design and evaluation of a selective compressed memory system. 1999. Paper presented at International Conference on Computer Design (ICCD'99), Austin, TX, USA, .