Design and implementation of MIMO-OFDM baseband processor for high-speed wireless LANs

Yunho Jung, Jiho Kim, Seongjoo Lee, Hongil Yoon, Jaeseok Kim

Research output: Contribution to journalArticle

34 Citations (Scopus)

Abstract

In this brief, we present the design and implementation results of a digital 120 Mb/s multiple-input multiple-output (MIMO) orthogonal frequency-division multiplexing (OFDM) wireless LAN (WLAN) baseband processor based on the proposed decoding algorithms. The processor has two MIMO-OFDM modes, space-frequency block coded OFDM and space division multiplexed OFDM. From those, it achieves a considerable performance gain as well as supports double data rates compared to the conventional IEEE 802.11a WLANs. In the results of performance evaluation, the processor requires a signal-to-noise ratio of 1.8-27 dB for transmission modes at 10% packet error rate, and the chip is implemented with 4.8 M transistors in 3.9 ×3.9 mm2 using 0.18-μm CMOS process.

Original languageEnglish
Pages (from-to)631-635
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume54
Issue number7
DOIs
Publication statusPublished - 2007 Jul 7

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design and implementation of MIMO-OFDM baseband processor for high-speed wireless LANs'. Together they form a unique fingerprint.

  • Cite this