Design and performance evaluation of an adaptive cache coherence protocol

Won Kee Hong, Nam Hee Kim, Shin Dug Kim

Research output: Contribution to conferencePaper

1 Citation (Scopus)

Abstract

In shared-memory multiprocessor systems, the local caches which are used to tolerate the performance gap between processor and memory cause additional bus transactions to maintain the coherency of shared data. Especially, coherency misses and data traffic due to spatial locality and false sharing have a significant effect on the system performance. In this approach, an adaptive cache coherence protocol based on the sectored cache is introduced. It determines the size of a block to be migrated or invalidated dynamically depending on the transfer mode so that it can exploit the spatial locality and reduce useless data traffic due to false sharing at the same time. This protocol is evaluated via event driven simulation and its results show 58% decrease in the data traffic and 45% decrease in the cache miss ratio. Thus, the adaptive cache coherence protocol provides about 56% improvement in the execution time.

Original languageEnglish
Pages33-40
Number of pages8
Publication statusPublished - 1998 Dec 1
EventProceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS - Tainan, China
Duration: 1998 Dec 141998 Dec 16

Other

OtherProceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS
CityTainan, China
Period98/12/1498/12/16

Fingerprint

Data storage equipment

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Hong, W. K., Kim, N. H., & Kim, S. D. (1998). Design and performance evaluation of an adaptive cache coherence protocol. 33-40. Paper presented at Proceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS, Tainan, China, .
Hong, Won Kee ; Kim, Nam Hee ; Kim, Shin Dug. / Design and performance evaluation of an adaptive cache coherence protocol. Paper presented at Proceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS, Tainan, China, .8 p.
@conference{eb4992c0282547be9da6aba82e290a25,
title = "Design and performance evaluation of an adaptive cache coherence protocol",
abstract = "In shared-memory multiprocessor systems, the local caches which are used to tolerate the performance gap between processor and memory cause additional bus transactions to maintain the coherency of shared data. Especially, coherency misses and data traffic due to spatial locality and false sharing have a significant effect on the system performance. In this approach, an adaptive cache coherence protocol based on the sectored cache is introduced. It determines the size of a block to be migrated or invalidated dynamically depending on the transfer mode so that it can exploit the spatial locality and reduce useless data traffic due to false sharing at the same time. This protocol is evaluated via event driven simulation and its results show 58{\%} decrease in the data traffic and 45{\%} decrease in the cache miss ratio. Thus, the adaptive cache coherence protocol provides about 56{\%} improvement in the execution time.",
author = "Hong, {Won Kee} and Kim, {Nam Hee} and Kim, {Shin Dug}",
year = "1998",
month = "12",
day = "1",
language = "English",
pages = "33--40",
note = "Proceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS ; Conference date: 14-12-1998 Through 16-12-1998",

}

Hong, WK, Kim, NH & Kim, SD 1998, 'Design and performance evaluation of an adaptive cache coherence protocol' Paper presented at Proceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS, Tainan, China, 98/12/14 - 98/12/16, pp. 33-40.

Design and performance evaluation of an adaptive cache coherence protocol. / Hong, Won Kee; Kim, Nam Hee; Kim, Shin Dug.

1998. 33-40 Paper presented at Proceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS, Tainan, China, .

Research output: Contribution to conferencePaper

TY - CONF

T1 - Design and performance evaluation of an adaptive cache coherence protocol

AU - Hong, Won Kee

AU - Kim, Nam Hee

AU - Kim, Shin Dug

PY - 1998/12/1

Y1 - 1998/12/1

N2 - In shared-memory multiprocessor systems, the local caches which are used to tolerate the performance gap between processor and memory cause additional bus transactions to maintain the coherency of shared data. Especially, coherency misses and data traffic due to spatial locality and false sharing have a significant effect on the system performance. In this approach, an adaptive cache coherence protocol based on the sectored cache is introduced. It determines the size of a block to be migrated or invalidated dynamically depending on the transfer mode so that it can exploit the spatial locality and reduce useless data traffic due to false sharing at the same time. This protocol is evaluated via event driven simulation and its results show 58% decrease in the data traffic and 45% decrease in the cache miss ratio. Thus, the adaptive cache coherence protocol provides about 56% improvement in the execution time.

AB - In shared-memory multiprocessor systems, the local caches which are used to tolerate the performance gap between processor and memory cause additional bus transactions to maintain the coherency of shared data. Especially, coherency misses and data traffic due to spatial locality and false sharing have a significant effect on the system performance. In this approach, an adaptive cache coherence protocol based on the sectored cache is introduced. It determines the size of a block to be migrated or invalidated dynamically depending on the transfer mode so that it can exploit the spatial locality and reduce useless data traffic due to false sharing at the same time. This protocol is evaluated via event driven simulation and its results show 58% decrease in the data traffic and 45% decrease in the cache miss ratio. Thus, the adaptive cache coherence protocol provides about 56% improvement in the execution time.

UR - http://www.scopus.com/inward/record.url?scp=0032301547&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032301547&partnerID=8YFLogxK

M3 - Paper

SP - 33

EP - 40

ER -

Hong WK, Kim NH, Kim SD. Design and performance evaluation of an adaptive cache coherence protocol. 1998. Paper presented at Proceedings of the 1998 International Conference on Parallel and Distributed Systems, ICPADS, Tainan, China, .