Design for a turbo-code decoder using a block-wise algorithm

Goo Hyun Park, Suk Hyon Yoon, Daesik Hong, Chang Eon Kang

Research output: Contribution to journalLetter

Abstract

Several implementation methods for a MAP decoder are proposed in this paper. Using a novel pipeline structured time-shared process, the authors are able to efficiently overcome the restrictions imposed by the recursion process on state metrics, and the complexity of the MAP decoder can be reduced to a level on the order of a SOVA (Soft Output Viterbi Algorithm) decoder. In addition, the authors propose an efficient controller structure that can be used for variable frame-size systems such as cdma-2000. The MAP decoder using a block-wise algorithm designed here was implemented in only one 20,000 gate circuit. It was validated by VHDL, which was compared with the results of the initial simulation (C programs). The decoder demonstrated a 300 kbps decoding processing ability with 8 iterations on a FPGA circuit, with a deviation only about 0.1-0.2 dB greater than that for an ideal MAP decoder, even when all hardware environments are considered.

Original languageEnglish
Pages (from-to)559-564
Number of pages6
JournalIEICE Transactions on Communications
VolumeE85-B
Issue number2
Publication statusPublished - 2002 Jan 1

Fingerprint

Turbo codes
Viterbi algorithm
Computer hardware description languages
Networks (circuits)
Decoding
Field programmable gate arrays (FPGA)
Pipelines
Hardware
Controllers
Processing

All Science Journal Classification (ASJC) codes

  • Software
  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Park, G. H., Yoon, S. H., Hong, D., & Kang, C. E. (2002). Design for a turbo-code decoder using a block-wise algorithm. IEICE Transactions on Communications, E85-B(2), 559-564.
Park, Goo Hyun ; Yoon, Suk Hyon ; Hong, Daesik ; Kang, Chang Eon. / Design for a turbo-code decoder using a block-wise algorithm. In: IEICE Transactions on Communications. 2002 ; Vol. E85-B, No. 2. pp. 559-564.
@article{25f6a1ede7d54f139bbde05c4d8e2d91,
title = "Design for a turbo-code decoder using a block-wise algorithm",
abstract = "Several implementation methods for a MAP decoder are proposed in this paper. Using a novel pipeline structured time-shared process, the authors are able to efficiently overcome the restrictions imposed by the recursion process on state metrics, and the complexity of the MAP decoder can be reduced to a level on the order of a SOVA (Soft Output Viterbi Algorithm) decoder. In addition, the authors propose an efficient controller structure that can be used for variable frame-size systems such as cdma-2000. The MAP decoder using a block-wise algorithm designed here was implemented in only one 20,000 gate circuit. It was validated by VHDL, which was compared with the results of the initial simulation (C programs). The decoder demonstrated a 300 kbps decoding processing ability with 8 iterations on a FPGA circuit, with a deviation only about 0.1-0.2 dB greater than that for an ideal MAP decoder, even when all hardware environments are considered.",
author = "Park, {Goo Hyun} and Yoon, {Suk Hyon} and Daesik Hong and Kang, {Chang Eon}",
year = "2002",
month = "1",
day = "1",
language = "English",
volume = "E85-B",
pages = "559--564",
journal = "IEICE Transactions on Communications",
issn = "0916-8516",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "2",

}

Park, GH, Yoon, SH, Hong, D & Kang, CE 2002, 'Design for a turbo-code decoder using a block-wise algorithm', IEICE Transactions on Communications, vol. E85-B, no. 2, pp. 559-564.

Design for a turbo-code decoder using a block-wise algorithm. / Park, Goo Hyun; Yoon, Suk Hyon; Hong, Daesik; Kang, Chang Eon.

In: IEICE Transactions on Communications, Vol. E85-B, No. 2, 01.01.2002, p. 559-564.

Research output: Contribution to journalLetter

TY - JOUR

T1 - Design for a turbo-code decoder using a block-wise algorithm

AU - Park, Goo Hyun

AU - Yoon, Suk Hyon

AU - Hong, Daesik

AU - Kang, Chang Eon

PY - 2002/1/1

Y1 - 2002/1/1

N2 - Several implementation methods for a MAP decoder are proposed in this paper. Using a novel pipeline structured time-shared process, the authors are able to efficiently overcome the restrictions imposed by the recursion process on state metrics, and the complexity of the MAP decoder can be reduced to a level on the order of a SOVA (Soft Output Viterbi Algorithm) decoder. In addition, the authors propose an efficient controller structure that can be used for variable frame-size systems such as cdma-2000. The MAP decoder using a block-wise algorithm designed here was implemented in only one 20,000 gate circuit. It was validated by VHDL, which was compared with the results of the initial simulation (C programs). The decoder demonstrated a 300 kbps decoding processing ability with 8 iterations on a FPGA circuit, with a deviation only about 0.1-0.2 dB greater than that for an ideal MAP decoder, even when all hardware environments are considered.

AB - Several implementation methods for a MAP decoder are proposed in this paper. Using a novel pipeline structured time-shared process, the authors are able to efficiently overcome the restrictions imposed by the recursion process on state metrics, and the complexity of the MAP decoder can be reduced to a level on the order of a SOVA (Soft Output Viterbi Algorithm) decoder. In addition, the authors propose an efficient controller structure that can be used for variable frame-size systems such as cdma-2000. The MAP decoder using a block-wise algorithm designed here was implemented in only one 20,000 gate circuit. It was validated by VHDL, which was compared with the results of the initial simulation (C programs). The decoder demonstrated a 300 kbps decoding processing ability with 8 iterations on a FPGA circuit, with a deviation only about 0.1-0.2 dB greater than that for an ideal MAP decoder, even when all hardware environments are considered.

UR - http://www.scopus.com/inward/record.url?scp=12244311895&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=12244311895&partnerID=8YFLogxK

M3 - Letter

VL - E85-B

SP - 559

EP - 564

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 2

ER -