Design method for HTS wire length of the small scale resistive type superconducting fault current limiter considering system resistance

W. S. Lee, S. J. Choi, J. Y. Jang, Y. J. Hwang, J. S. Kang, D. G. Yang, H. G. Lee, T. K. Ko

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Electrical system is changing to smart grid which includes the distributed generations with reusable energy sources in these days. The distributed generations are environmentally friendly and have no concern with depletion problem. But dispatching distributed generations can cause an increase of the fault current. Resistive type superconducting fault current limiter is one of the candidates of solution for the large fault problem in smart grid. In this paper, a design method for the wire length of fault current limiter and the result of short circuit test for small scale modules considering system resistance are introduced.

Original languageEnglish
Pages (from-to)14-18
Number of pages5
JournalJournal of the Korea Institute of Applied Superconductivity and Cryogenics
Volume13
Issue number3
DOIs
Publication statusPublished - 2011 Sep

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design method for HTS wire length of the small scale resistive type superconducting fault current limiter considering system resistance'. Together they form a unique fingerprint.

  • Cite this