Design of a 10Gbps analog adaptive equalizer and a pre-emphasis filter for 34-inch backplane channel

Kwisung Yoo; Dongmyung Lee; Gunhee Han; Sungmin Park

Design of a 10Gbps analog adaptive equalizer and a pre-emphasis filter for 34-inch backplane channel

Kwisung Yoo, Dongmyung Lee, Gunhee Han, Sungmin Park

School of Integrated Technology

Research output: Contribution to journal › Article

Abstract

The serial interface through a backplane channel suffers from severe signal integrity problem caused by channel imperfections such as flat loss, frequency dependent loss, reflection, and so on. The frequency dependent loss is the major cause of ISI (Inter-Symbol Interference). For reducing ISI, a pre-emphasis filter or an adaptive equalizer has been used in many products to overcome the ISI. This paper presents the comparison between these two approaches. Prototype pre-emphasis filter and analog adaptive equalizer are designed with a 0. 18-μm CMOS process for 10G-bps data transmission through a 34-inch FR-4 PCB trace. The simulation and layout results demonstrate 10ps peak-to-peak jitter and 2.24mm² for the pre-emphasis filter and 8ps, peak-to-peak jitter and 0.56mm² for the adaptive equalizer.

Original language	English
Pages (from-to)	1719-1725
Number of pages	7
Journal	WSEAS Transactions on Circuits and Systems
Volume	5
Issue number	12
Publication status	Published - 2006 Dec

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

Fingerprint Dive into the research topics of 'Design of a 10Gbps analog adaptive equalizer and a pre-emphasis filter for 34-inch backplane channel'. Together they form a unique fingerprint.

Cite this

Yoo, K., Lee, D., Han, G., & Park, S. (2006). Design of a 10Gbps analog adaptive equalizer and a pre-emphasis filter for 34-inch backplane channel. WSEAS Transactions on Circuits and Systems, 5(12), 1719-1725.

@article{7d8563c960c44e5db01866bd3869949d,

title = "Design of a 10Gbps analog adaptive equalizer and a pre-emphasis filter for 34-inch backplane channel",

abstract = "The serial interface through a backplane channel suffers from severe signal integrity problem caused by channel imperfections such as flat loss, frequency dependent loss, reflection, and so on. The frequency dependent loss is the major cause of ISI (Inter-Symbol Interference). For reducing ISI, a pre-emphasis filter or an adaptive equalizer has been used in many products to overcome the ISI. This paper presents the comparison between these two approaches. Prototype pre-emphasis filter and analog adaptive equalizer are designed with a 0. 18-μm CMOS process for 10G-bps data transmission through a 34-inch FR-4 PCB trace. The simulation and layout results demonstrate 10ps peak-to-peak jitter and 2.24mm2 for the pre-emphasis filter and 8ps, peak-to-peak jitter and 0.56mm2 for the adaptive equalizer.",

author = "Kwisung Yoo and Dongmyung Lee and Gunhee Han and Sungmin Park",

year = "2006",

month = dec,

language = "English",

volume = "5",

pages = "1719--1725",

journal = "WSEAS Transactions on Circuits and Systems",

issn = "1109-2734",

publisher = "World Scientific and Engineering Academy and Society",

number = "12",

}

TY - JOUR

T1 - Design of a 10Gbps analog adaptive equalizer and a pre-emphasis filter for 34-inch backplane channel

AU - Yoo, Kwisung

AU - Lee, Dongmyung

AU - Han, Gunhee

AU - Park, Sungmin

PY - 2006/12

Y1 - 2006/12

N2 - The serial interface through a backplane channel suffers from severe signal integrity problem caused by channel imperfections such as flat loss, frequency dependent loss, reflection, and so on. The frequency dependent loss is the major cause of ISI (Inter-Symbol Interference). For reducing ISI, a pre-emphasis filter or an adaptive equalizer has been used in many products to overcome the ISI. This paper presents the comparison between these two approaches. Prototype pre-emphasis filter and analog adaptive equalizer are designed with a 0. 18-μm CMOS process for 10G-bps data transmission through a 34-inch FR-4 PCB trace. The simulation and layout results demonstrate 10ps peak-to-peak jitter and 2.24mm2 for the pre-emphasis filter and 8ps, peak-to-peak jitter and 0.56mm2 for the adaptive equalizer.

AB - The serial interface through a backplane channel suffers from severe signal integrity problem caused by channel imperfections such as flat loss, frequency dependent loss, reflection, and so on. The frequency dependent loss is the major cause of ISI (Inter-Symbol Interference). For reducing ISI, a pre-emphasis filter or an adaptive equalizer has been used in many products to overcome the ISI. This paper presents the comparison between these two approaches. Prototype pre-emphasis filter and analog adaptive equalizer are designed with a 0. 18-μm CMOS process for 10G-bps data transmission through a 34-inch FR-4 PCB trace. The simulation and layout results demonstrate 10ps peak-to-peak jitter and 2.24mm2 for the pre-emphasis filter and 8ps, peak-to-peak jitter and 0.56mm2 for the adaptive equalizer.

UR - http://www.scopus.com/inward/record.url?scp=33751545518&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33751545518&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:33751545518

VL - 5

SP - 1719

EP - 1725

JO - WSEAS Transactions on Circuits and Systems

JF - WSEAS Transactions on Circuits and Systems

SN - 1109-2734

IS - 12

ER -