Design of configurable I/O pin control block for improving reusability in multimedia SoC platforms

Myoung Seo Kim, Cheong Ghil Kim, Shin Dug Kim, Jean Luc Gaudiot

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

Multimedia system-on-a-chip (SoC) platform designs nowadays are facing some conflicting issues regarding product development. One is induced by increasing design complexity and another is induced by decreasing time-to-market. Hence, designers are seeking a more efficient and reliable methodology in order to design complex multi-million gate SoC under such harsh conditions. In particular, the complexity of a generic pin control block in multimedia SoC which implements input/output (I/O) paths for off-chip communication has increased exponentially in recent years. Accordingly, the possibility of introducing human errors in designing such block has grown. Operation of generic-pin control block needs to be validated with a top-level RTL from the early stages of design, which correctly checks full-chip interface. However, generic-pin control block has inherent several design issues since function registers and multi-I/O paths are usually fixed in the relatively late stages of design. Also, the role of a generic pin control block that shares limited pins causes frequent changes in pin assignment. Therefore, current design approaches of a generic pin control block are no longer adequate to meet the challenges of design productivity, design reusability, and shorter time-to-market for design. And, this results in many possible human errors when using a traditional RTL description. As a response to this problem, this paper presents a design automation based approach to reduce the possibility of human errors. In the case study presented, we succeeded in auto-generating a generic pin control block in multimedia SoC platforms which has more than 300 general purpose I/O interfaces including both input and output, as well as 900 PAD pins. Ultimately, we reduced the amount of manual description for generating a generic pin control block by a whopping 97 %.

Original languageEnglish
Pages (from-to)9055-9066
Number of pages12
JournalMultimedia Tools and Applications
Volume74
Issue number20
DOIs
Publication statusPublished - 2015 Oct 22

Fingerprint

Multimedia systems
Reusability
Product development
Automation
Productivity

All Science Journal Classification (ASJC) codes

  • Software
  • Media Technology
  • Hardware and Architecture
  • Computer Networks and Communications

Cite this

Kim, Myoung Seo ; Kim, Cheong Ghil ; Kim, Shin Dug ; Gaudiot, Jean Luc. / Design of configurable I/O pin control block for improving reusability in multimedia SoC platforms. In: Multimedia Tools and Applications. 2015 ; Vol. 74, No. 20. pp. 9055-9066.
@article{ee6f08eb983e4de2bab6ed96ea030a3d,
title = "Design of configurable I/O pin control block for improving reusability in multimedia SoC platforms",
abstract = "Multimedia system-on-a-chip (SoC) platform designs nowadays are facing some conflicting issues regarding product development. One is induced by increasing design complexity and another is induced by decreasing time-to-market. Hence, designers are seeking a more efficient and reliable methodology in order to design complex multi-million gate SoC under such harsh conditions. In particular, the complexity of a generic pin control block in multimedia SoC which implements input/output (I/O) paths for off-chip communication has increased exponentially in recent years. Accordingly, the possibility of introducing human errors in designing such block has grown. Operation of generic-pin control block needs to be validated with a top-level RTL from the early stages of design, which correctly checks full-chip interface. However, generic-pin control block has inherent several design issues since function registers and multi-I/O paths are usually fixed in the relatively late stages of design. Also, the role of a generic pin control block that shares limited pins causes frequent changes in pin assignment. Therefore, current design approaches of a generic pin control block are no longer adequate to meet the challenges of design productivity, design reusability, and shorter time-to-market for design. And, this results in many possible human errors when using a traditional RTL description. As a response to this problem, this paper presents a design automation based approach to reduce the possibility of human errors. In the case study presented, we succeeded in auto-generating a generic pin control block in multimedia SoC platforms which has more than 300 general purpose I/O interfaces including both input and output, as well as 900 PAD pins. Ultimately, we reduced the amount of manual description for generating a generic pin control block by a whopping 97 {\%}.",
author = "Kim, {Myoung Seo} and Kim, {Cheong Ghil} and Kim, {Shin Dug} and Gaudiot, {Jean Luc}",
year = "2015",
month = "10",
day = "22",
doi = "10.1007/s11042-013-1598-2",
language = "English",
volume = "74",
pages = "9055--9066",
journal = "Multimedia Tools and Applications",
issn = "1380-7501",
publisher = "Springer Netherlands",
number = "20",

}

Design of configurable I/O pin control block for improving reusability in multimedia SoC platforms. / Kim, Myoung Seo; Kim, Cheong Ghil; Kim, Shin Dug; Gaudiot, Jean Luc.

In: Multimedia Tools and Applications, Vol. 74, No. 20, 22.10.2015, p. 9055-9066.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design of configurable I/O pin control block for improving reusability in multimedia SoC platforms

AU - Kim, Myoung Seo

AU - Kim, Cheong Ghil

AU - Kim, Shin Dug

AU - Gaudiot, Jean Luc

PY - 2015/10/22

Y1 - 2015/10/22

N2 - Multimedia system-on-a-chip (SoC) platform designs nowadays are facing some conflicting issues regarding product development. One is induced by increasing design complexity and another is induced by decreasing time-to-market. Hence, designers are seeking a more efficient and reliable methodology in order to design complex multi-million gate SoC under such harsh conditions. In particular, the complexity of a generic pin control block in multimedia SoC which implements input/output (I/O) paths for off-chip communication has increased exponentially in recent years. Accordingly, the possibility of introducing human errors in designing such block has grown. Operation of generic-pin control block needs to be validated with a top-level RTL from the early stages of design, which correctly checks full-chip interface. However, generic-pin control block has inherent several design issues since function registers and multi-I/O paths are usually fixed in the relatively late stages of design. Also, the role of a generic pin control block that shares limited pins causes frequent changes in pin assignment. Therefore, current design approaches of a generic pin control block are no longer adequate to meet the challenges of design productivity, design reusability, and shorter time-to-market for design. And, this results in many possible human errors when using a traditional RTL description. As a response to this problem, this paper presents a design automation based approach to reduce the possibility of human errors. In the case study presented, we succeeded in auto-generating a generic pin control block in multimedia SoC platforms which has more than 300 general purpose I/O interfaces including both input and output, as well as 900 PAD pins. Ultimately, we reduced the amount of manual description for generating a generic pin control block by a whopping 97 %.

AB - Multimedia system-on-a-chip (SoC) platform designs nowadays are facing some conflicting issues regarding product development. One is induced by increasing design complexity and another is induced by decreasing time-to-market. Hence, designers are seeking a more efficient and reliable methodology in order to design complex multi-million gate SoC under such harsh conditions. In particular, the complexity of a generic pin control block in multimedia SoC which implements input/output (I/O) paths for off-chip communication has increased exponentially in recent years. Accordingly, the possibility of introducing human errors in designing such block has grown. Operation of generic-pin control block needs to be validated with a top-level RTL from the early stages of design, which correctly checks full-chip interface. However, generic-pin control block has inherent several design issues since function registers and multi-I/O paths are usually fixed in the relatively late stages of design. Also, the role of a generic pin control block that shares limited pins causes frequent changes in pin assignment. Therefore, current design approaches of a generic pin control block are no longer adequate to meet the challenges of design productivity, design reusability, and shorter time-to-market for design. And, this results in many possible human errors when using a traditional RTL description. As a response to this problem, this paper presents a design automation based approach to reduce the possibility of human errors. In the case study presented, we succeeded in auto-generating a generic pin control block in multimedia SoC platforms which has more than 300 general purpose I/O interfaces including both input and output, as well as 900 PAD pins. Ultimately, we reduced the amount of manual description for generating a generic pin control block by a whopping 97 %.

UR - http://www.scopus.com/inward/record.url?scp=84941975797&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84941975797&partnerID=8YFLogxK

U2 - 10.1007/s11042-013-1598-2

DO - 10.1007/s11042-013-1598-2

M3 - Article

AN - SCOPUS:84941975797

VL - 74

SP - 9055

EP - 9066

JO - Multimedia Tools and Applications

JF - Multimedia Tools and Applications

SN - 1380-7501

IS - 20

ER -