Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD

J. Byun, Y. Jung, Jaeseok Kim

Research output: Contribution to journalArticle

18 Citations (Scopus)

Abstract

A design for an integer motion estimator of high-efficiency video coding (HEVC) is presented. HEVC supports the 64 × 64 coding tree unit, the recursive quad-tree coding unit structure and the asymmetric motion-partitioning mode in a high compression ratio. These features require a structure of integer motion estimation that is more complex than that of H.264/AVC. The new structures of a memory read controller and a sum of absolute difference (SAD) summation block are proposed. The new memory read controller reduces the internal memory read time, and the new SAD summation block structure supports the recursive quad-tree coding unit structure and the asymmetric motionpartitioning mode. The proposed design is implemented in Verilog HDL and synthesised using the 65 nm CMOS technology. The gate count is 3.56 M, and the internal static random access memory is about 20 kbyte. The operation frequency is 250 MHz when a 4 KUltra high definition (UHD) (3840 × 2160P at 30 Hz) sized video is encoded.

Original languageEnglish
Pages (from-to)1142-1143
Number of pages2
JournalElectronics Letters
Volume49
Issue number18
DOIs
Publication statusPublished - 2013 Aug 29

Fingerprint

Image coding
Data storage equipment
Computer hardware description languages
Controllers
Motion estimation

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{c0d1342eff50474cb528b2410f53ca65,
title = "Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD",
abstract = "A design for an integer motion estimator of high-efficiency video coding (HEVC) is presented. HEVC supports the 64 × 64 coding tree unit, the recursive quad-tree coding unit structure and the asymmetric motion-partitioning mode in a high compression ratio. These features require a structure of integer motion estimation that is more complex than that of H.264/AVC. The new structures of a memory read controller and a sum of absolute difference (SAD) summation block are proposed. The new memory read controller reduces the internal memory read time, and the new SAD summation block structure supports the recursive quad-tree coding unit structure and the asymmetric motionpartitioning mode. The proposed design is implemented in Verilog HDL and synthesised using the 65 nm CMOS technology. The gate count is 3.56 M, and the internal static random access memory is about 20 kbyte. The operation frequency is 250 MHz when a 4 KUltra high definition (UHD) (3840 × 2160P at 30 Hz) sized video is encoded.",
author = "J. Byun and Y. Jung and Jaeseok Kim",
year = "2013",
month = "8",
day = "29",
doi = "10.1049/el.2013.0936",
language = "English",
volume = "49",
pages = "1142--1143",
journal = "Electronics Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "18",

}

Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD. / Byun, J.; Jung, Y.; Kim, Jaeseok.

In: Electronics Letters, Vol. 49, No. 18, 29.08.2013, p. 1142-1143.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design of integer motion estimator of HEVC for asymmetric motion-partitioning mode and 4K-UHD

AU - Byun, J.

AU - Jung, Y.

AU - Kim, Jaeseok

PY - 2013/8/29

Y1 - 2013/8/29

N2 - A design for an integer motion estimator of high-efficiency video coding (HEVC) is presented. HEVC supports the 64 × 64 coding tree unit, the recursive quad-tree coding unit structure and the asymmetric motion-partitioning mode in a high compression ratio. These features require a structure of integer motion estimation that is more complex than that of H.264/AVC. The new structures of a memory read controller and a sum of absolute difference (SAD) summation block are proposed. The new memory read controller reduces the internal memory read time, and the new SAD summation block structure supports the recursive quad-tree coding unit structure and the asymmetric motionpartitioning mode. The proposed design is implemented in Verilog HDL and synthesised using the 65 nm CMOS technology. The gate count is 3.56 M, and the internal static random access memory is about 20 kbyte. The operation frequency is 250 MHz when a 4 KUltra high definition (UHD) (3840 × 2160P at 30 Hz) sized video is encoded.

AB - A design for an integer motion estimator of high-efficiency video coding (HEVC) is presented. HEVC supports the 64 × 64 coding tree unit, the recursive quad-tree coding unit structure and the asymmetric motion-partitioning mode in a high compression ratio. These features require a structure of integer motion estimation that is more complex than that of H.264/AVC. The new structures of a memory read controller and a sum of absolute difference (SAD) summation block are proposed. The new memory read controller reduces the internal memory read time, and the new SAD summation block structure supports the recursive quad-tree coding unit structure and the asymmetric motionpartitioning mode. The proposed design is implemented in Verilog HDL and synthesised using the 65 nm CMOS technology. The gate count is 3.56 M, and the internal static random access memory is about 20 kbyte. The operation frequency is 250 MHz when a 4 KUltra high definition (UHD) (3840 × 2160P at 30 Hz) sized video is encoded.

UR - http://www.scopus.com/inward/record.url?scp=84883254577&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84883254577&partnerID=8YFLogxK

U2 - 10.1049/el.2013.0936

DO - 10.1049/el.2013.0936

M3 - Article

VL - 49

SP - 1142

EP - 1143

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 18

ER -