Design of real-time image enhancement preprocessor for CMOS image sensor

Yun Ho Jung, Jae Seok Kim, Bong Soo Hur, Moon Gi Kang

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip in real-time mode, and performed successfully.

Original languageEnglish
Pages (from-to)184-185
Number of pages2
JournalDigest of Technical Papers - IEEE International Conference on Consumer Electronics
DOIs
Publication statusPublished - 2000 Jan 1

Fingerprint

Image enhancement
Image sensors
Exposure controls
Computer hardware description languages
Logic gates
Charge coupled devices
Image quality
Field programmable gate arrays (FPGA)
Interpolation
Cameras
Color
Hardware
Sensors
Costs

All Science Journal Classification (ASJC) codes

  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Cite this

@article{720cd663ba574dbf866d96152a8efcb0,
title = "Design of real-time image enhancement preprocessor for CMOS image sensor",
abstract = "This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip in real-time mode, and performed successfully.",
author = "Jung, {Yun Ho} and Kim, {Jae Seok} and Hur, {Bong Soo} and Kang, {Moon Gi}",
year = "2000",
month = "1",
day = "1",
doi = "10.1109/ICCE.2000.854574",
language = "English",
pages = "184--185",
journal = "Digest of Technical Papers - IEEE International Conference on Consumer Electronics",
issn = "0747-668X",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Design of real-time image enhancement preprocessor for CMOS image sensor

AU - Jung, Yun Ho

AU - Kim, Jae Seok

AU - Hur, Bong Soo

AU - Kang, Moon Gi

PY - 2000/1/1

Y1 - 2000/1/1

N2 - This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip in real-time mode, and performed successfully.

AB - This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip in real-time mode, and performed successfully.

UR - http://www.scopus.com/inward/record.url?scp=0033697522&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033697522&partnerID=8YFLogxK

U2 - 10.1109/ICCE.2000.854574

DO - 10.1109/ICCE.2000.854574

M3 - Article

AN - SCOPUS:0033697522

SP - 184

EP - 185

JO - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

JF - Digest of Technical Papers - IEEE International Conference on Consumer Electronics

SN - 0747-668X

ER -