Design of real-time image enhancement preprocessor for CMOS image sensor

Yun Ho Jung, Jae Seok Kim, Bong Soo Hur, Moon Gi Kang

Research output: Contribution to journalArticle

41 Citations (Scopus)

Abstract

This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip on real-time mode, and performed successfully.

Original languageEnglish
Pages (from-to)68-75
Number of pages8
JournalIEEE Transactions on Consumer Electronics
Volume46
Issue number1
DOIs
Publication statusPublished - 2000 Feb

Fingerprint

Image enhancement
Image sensors
Exposure controls
Computer hardware description languages
Logic gates
Charge coupled devices
Image quality
Field programmable gate arrays (FPGA)
Interpolation
Cameras
Color
Hardware
Sensors
Costs

All Science Journal Classification (ASJC) codes

  • Media Technology
  • Electrical and Electronic Engineering

Cite this

@article{a03d60239bf24195a681ac5d542e5d5e,
title = "Design of real-time image enhancement preprocessor for CMOS image sensor",
abstract = "This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip on real-time mode, and performed successfully.",
author = "Jung, {Yun Ho} and Kim, {Jae Seok} and Hur, {Bong Soo} and Kang, {Moon Gi}",
year = "2000",
month = "2",
doi = "10.1109/30.826383",
language = "English",
volume = "46",
pages = "68--75",
journal = "IEEE Transactions on Consumer Electronics",
issn = "0098-3063",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

Design of real-time image enhancement preprocessor for CMOS image sensor. / Jung, Yun Ho; Kim, Jae Seok; Hur, Bong Soo; Kang, Moon Gi.

In: IEEE Transactions on Consumer Electronics, Vol. 46, No. 1, 02.2000, p. 68-75.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design of real-time image enhancement preprocessor for CMOS image sensor

AU - Jung, Yun Ho

AU - Kim, Jae Seok

AU - Hur, Bong Soo

AU - Kang, Moon Gi

PY - 2000/2

Y1 - 2000/2

N2 - This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip on real-time mode, and performed successfully.

AB - This paper presents a design of the real-time digital image enhancement preprocessor for CMOS image sensor. CMOS image sensor offers various advantages while it provides lower-quality images than CCD does. In order to compensate for the physical limitation of CMOS sensor, the spatially adaptive contrast enhancement algorithm was incorporated into the preprocessor with color interpolation, gamma correction, and automatic exposure control. The efficient hardware architecture for the preprocessor is proposed and was simulated in VHDL. It is composed of about 19K logic gates, which is suitable for low-cost one-chip PC camera. The test system was implemented on FPGA chip on real-time mode, and performed successfully.

UR - http://www.scopus.com/inward/record.url?scp=0034140832&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034140832&partnerID=8YFLogxK

U2 - 10.1109/30.826383

DO - 10.1109/30.826383

M3 - Article

AN - SCOPUS:0034140832

VL - 46

SP - 68

EP - 75

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 1

ER -