Design of the floating-point adder supporting the format conversion and the rounding operations with simultaneous rounding scheme

Woo Chan Park, Cheol Ho Jeong, Tack Don Han

Research output: Contribution to journalArticle

Abstract

The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.

Original languageEnglish
Pages (from-to)1341-1345
Number of pages5
JournalIEICE Transactions on Information and Systems
VolumeE85-D
Issue number8
Publication statusPublished - 2002 Jan 1

Fingerprint

Adders
Hardware
Crops
Pipelines
Silicon

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Artificial Intelligence
  • Electrical and Electronic Engineering

Cite this

@article{e308293b73a24864b46713df2967f1db,
title = "Design of the floating-point adder supporting the format conversion and the rounding operations with simultaneous rounding scheme",
abstract = "The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.",
author = "Park, {Woo Chan} and Jeong, {Cheol Ho} and Han, {Tack Don}",
year = "2002",
month = "1",
day = "1",
language = "English",
volume = "E85-D",
pages = "1341--1345",
journal = "IEICE Transactions on Information and Systems",
issn = "0916-8532",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "8",

}

Design of the floating-point adder supporting the format conversion and the rounding operations with simultaneous rounding scheme. / Park, Woo Chan; Jeong, Cheol Ho; Han, Tack Don.

In: IEICE Transactions on Information and Systems, Vol. E85-D, No. 8, 01.01.2002, p. 1341-1345.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design of the floating-point adder supporting the format conversion and the rounding operations with simultaneous rounding scheme

AU - Park, Woo Chan

AU - Jeong, Cheol Ho

AU - Han, Tack Don

PY - 2002/1/1

Y1 - 2002/1/1

N2 - The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.

AB - The format conversion operations between a floating-point number and an integer number and a round operation are the important standard floating-point operations. In most cases, these operations are implemented by adding additional hardware to the floating-point adder. The SR (simultaneous rounding) method, one of the techniques used to improve the performance of the floating-point adder, can perform addition and rounding operations at the same stage and is an efficient method with respect to the silicon area and its performance. In this paper, a hardware model to execute CRops (conversion and rounding operations) for the SR floating-point adder is presented and CRops are analyzed on the proposed hardware model. Implementation details are also discussed. The proposed scheme can maintain the advantages of the SR method and can perform each CRop with three pipeline stages.

UR - http://www.scopus.com/inward/record.url?scp=0036670183&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036670183&partnerID=8YFLogxK

M3 - Article

VL - E85-D

SP - 1341

EP - 1345

JO - IEICE Transactions on Information and Systems

JF - IEICE Transactions on Information and Systems

SN - 0916-8532

IS - 8

ER -