DFT for achieving hybrid transiton delay fault test with reduced pin count testing

Changwon Son; Seongyong Ahn; Sungho Kang

doi:10.1109/SOCDC.2009.5423888

DFT for achieving hybrid transiton delay fault test with reduced pin count testing

Changwon Son, Seongyong Ahn, Sungho Kang

Department of Electrical and Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents a new DFT (Design-for-Testability) for achieving the hybrid TDF (Transition Delay Fault) test with RPCT (Reduced Pin Count Testing). RPCT can perform stuck-at test only due to the limitation of boundary scan structure. With increasing of operating frequency, it is more important to perform at-speed tests and achieve higher TDF coverage. With our proposed design, it is possible to perform at-speed delay test in RPCT structure with little hardware overhead and higher test throughput. Experimental results for ISCAS89 and ITC99 benchmark circuits prove that the proposed design is effective for the test cost reduction by minimizing hardware overhead and maximizing multi-site test.

Original language	English
Title of host publication	2009 International SoC Design Conference, ISOCC 2009
Pages	128-132
Number of pages	5
DOIs	https://doi.org/10.1109/SOCDC.2009.5423888
Publication status	Published - 2009
Event	2009 International SoC Design Conference, ISOCC 2009 - Busan, Korea, Republic of Duration: 2009 Nov 22 → 2009 Nov 24

Publication series

Name	2009 International SoC Design Conference, ISOCC 2009

Other

Other	2009 International SoC Design Conference, ISOCC 2009
Country/Territory	Korea, Republic of
City	Busan
Period	09/11/22 → 09/11/24

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1109/SOCDC.2009.5423888

Cite this

@inproceedings{772c672698d244c6aee8034ca06f7ce4,

title = "DFT for achieving hybrid transiton delay fault test with reduced pin count testing",

abstract = "This paper presents a new DFT (Design-for-Testability) for achieving the hybrid TDF (Transition Delay Fault) test with RPCT (Reduced Pin Count Testing). RPCT can perform stuck-at test only due to the limitation of boundary scan structure. With increasing of operating frequency, it is more important to perform at-speed tests and achieve higher TDF coverage. With our proposed design, it is possible to perform at-speed delay test in RPCT structure with little hardware overhead and higher test throughput. Experimental results for ISCAS89 and ITC99 benchmark circuits prove that the proposed design is effective for the test cost reduction by minimizing hardware overhead and maximizing multi-site test.",

author = "Changwon Son and Seongyong Ahn and Sungho Kang",

year = "2009",

doi = "10.1109/SOCDC.2009.5423888",

language = "English",

isbn = "9781424450343",

series = "2009 International SoC Design Conference, ISOCC 2009",

pages = "128--132",

booktitle = "2009 International SoC Design Conference, ISOCC 2009",

note = "2009 International SoC Design Conference, ISOCC 2009 ; Conference date: 22-11-2009 Through 24-11-2009",

}

Son, C, Ahn, S & Kang, S 2009, DFT for achieving hybrid transiton delay fault test with reduced pin count testing. in 2009 International SoC Design Conference, ISOCC 2009., 5423888, 2009 International SoC Design Conference, ISOCC 2009, pp. 128-132, 2009 International SoC Design Conference, ISOCC 2009, Busan, Korea, Republic of, 09/11/22. https://doi.org/10.1109/SOCDC.2009.5423888

TY - GEN

T1 - DFT for achieving hybrid transiton delay fault test with reduced pin count testing

AU - Son, Changwon

AU - Ahn, Seongyong

AU - Kang, Sungho

PY - 2009

Y1 - 2009

N2 - This paper presents a new DFT (Design-for-Testability) for achieving the hybrid TDF (Transition Delay Fault) test with RPCT (Reduced Pin Count Testing). RPCT can perform stuck-at test only due to the limitation of boundary scan structure. With increasing of operating frequency, it is more important to perform at-speed tests and achieve higher TDF coverage. With our proposed design, it is possible to perform at-speed delay test in RPCT structure with little hardware overhead and higher test throughput. Experimental results for ISCAS89 and ITC99 benchmark circuits prove that the proposed design is effective for the test cost reduction by minimizing hardware overhead and maximizing multi-site test.

AB - This paper presents a new DFT (Design-for-Testability) for achieving the hybrid TDF (Transition Delay Fault) test with RPCT (Reduced Pin Count Testing). RPCT can perform stuck-at test only due to the limitation of boundary scan structure. With increasing of operating frequency, it is more important to perform at-speed tests and achieve higher TDF coverage. With our proposed design, it is possible to perform at-speed delay test in RPCT structure with little hardware overhead and higher test throughput. Experimental results for ISCAS89 and ITC99 benchmark circuits prove that the proposed design is effective for the test cost reduction by minimizing hardware overhead and maximizing multi-site test.

UR - http://www.scopus.com/inward/record.url?scp=77951436253&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951436253&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2009.5423888

DO - 10.1109/SOCDC.2009.5423888

M3 - Conference contribution

AN - SCOPUS:77951436253

SN - 9781424450343

T3 - 2009 International SoC Design Conference, ISOCC 2009

SP - 128

EP - 132

BT - 2009 International SoC Design Conference, ISOCC 2009

T2 - 2009 International SoC Design Conference, ISOCC 2009

Y2 - 22 November 2009 through 24 November 2009

ER -

DFT for achieving hybrid transiton delay fault test with reduced pin count testing

Abstract

Publication series

Other

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this