Discussion of cost-effective redundancy architectures

Keewon Cho, Jooyoung Kim, Hayoung Lee, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

To get a reasonable yield, memories incorporate redundancies to substitute for faulty cells. As the performance of repair algorithm reaches some saturation point, recent studies focus on various redundancy architectures for higher repair rate. In this paper, three kinds of spares, i.e., local, common, and global spares, are discussed to analyze the efficiency of redundancy architectures in respect of the repair cost. In order to estimate the impact of each spare, more than a hundred redundancy architectures are simulated with different faulty patterns. This paper performs a data analysis and suggests cost-effective redundancy architectures.

Original languageEnglish
Title of host publicationISOCC 2016 - International SoC Design Conference
Subtitle of host publicationSmart SoC for Intelligent Things
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages97-98
Number of pages2
ISBN (Electronic)9781467393089
DOIs
Publication statusPublished - 2016 Dec 27
Event13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of
Duration: 2016 Oct 232016 Oct 26

Other

Other13th International SoC Design Conference, ISOCC 2016
CountryKorea, Republic of
CityJeju
Period16/10/2316/10/26

Fingerprint

redundancy
Redundancy
costs
Repair
Costs
substitutes
saturation
Data storage equipment
estimates
cells

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

Cho, K., Kim, J., Lee, H., & Kang, S. (2016). Discussion of cost-effective redundancy architectures. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things (pp. 97-98). [7799751] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2016.7799751
Cho, Keewon ; Kim, Jooyoung ; Lee, Hayoung ; Kang, Sungho. / Discussion of cost-effective redundancy architectures. ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 97-98
@inproceedings{cec18b5f40ca48c896859f8065531038,
title = "Discussion of cost-effective redundancy architectures",
abstract = "To get a reasonable yield, memories incorporate redundancies to substitute for faulty cells. As the performance of repair algorithm reaches some saturation point, recent studies focus on various redundancy architectures for higher repair rate. In this paper, three kinds of spares, i.e., local, common, and global spares, are discussed to analyze the efficiency of redundancy architectures in respect of the repair cost. In order to estimate the impact of each spare, more than a hundred redundancy architectures are simulated with different faulty patterns. This paper performs a data analysis and suggests cost-effective redundancy architectures.",
author = "Keewon Cho and Jooyoung Kim and Hayoung Lee and Sungho Kang",
year = "2016",
month = "12",
day = "27",
doi = "10.1109/ISOCC.2016.7799751",
language = "English",
pages = "97--98",
booktitle = "ISOCC 2016 - International SoC Design Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

Cho, K, Kim, J, Lee, H & Kang, S 2016, Discussion of cost-effective redundancy architectures. in ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things., 7799751, Institute of Electrical and Electronics Engineers Inc., pp. 97-98, 13th International SoC Design Conference, ISOCC 2016, Jeju, Korea, Republic of, 16/10/23. https://doi.org/10.1109/ISOCC.2016.7799751

Discussion of cost-effective redundancy architectures. / Cho, Keewon; Kim, Jooyoung; Lee, Hayoung; Kang, Sungho.

ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. p. 97-98 7799751.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Discussion of cost-effective redundancy architectures

AU - Cho, Keewon

AU - Kim, Jooyoung

AU - Lee, Hayoung

AU - Kang, Sungho

PY - 2016/12/27

Y1 - 2016/12/27

N2 - To get a reasonable yield, memories incorporate redundancies to substitute for faulty cells. As the performance of repair algorithm reaches some saturation point, recent studies focus on various redundancy architectures for higher repair rate. In this paper, three kinds of spares, i.e., local, common, and global spares, are discussed to analyze the efficiency of redundancy architectures in respect of the repair cost. In order to estimate the impact of each spare, more than a hundred redundancy architectures are simulated with different faulty patterns. This paper performs a data analysis and suggests cost-effective redundancy architectures.

AB - To get a reasonable yield, memories incorporate redundancies to substitute for faulty cells. As the performance of repair algorithm reaches some saturation point, recent studies focus on various redundancy architectures for higher repair rate. In this paper, three kinds of spares, i.e., local, common, and global spares, are discussed to analyze the efficiency of redundancy architectures in respect of the repair cost. In order to estimate the impact of each spare, more than a hundred redundancy architectures are simulated with different faulty patterns. This paper performs a data analysis and suggests cost-effective redundancy architectures.

UR - http://www.scopus.com/inward/record.url?scp=85010297526&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010297526&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2016.7799751

DO - 10.1109/ISOCC.2016.7799751

M3 - Conference contribution

AN - SCOPUS:85010297526

SP - 97

EP - 98

BT - ISOCC 2016 - International SoC Design Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Cho K, Kim J, Lee H, Kang S. Discussion of cost-effective redundancy architectures. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc. 2016. p. 97-98. 7799751 https://doi.org/10.1109/ISOCC.2016.7799751