Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures

Jongwon Lee, Yohan Ko, Kyoungwoo Lee, Jonghee M. Youn, Yunheung Paek

Research output: Contribution to journalArticle

9 Citations (Scopus)

Abstract

Soft errors are becoming a critical concern in embedded system designs. Code duplication techniques have been proposed to increase the reliability in multi-issue embedded systems such as VLIW by exploiting empty slots for duplicated instructions. However, they increase code size, another important concern, and ignore vulnerability differences in instructions, causing unnecessary or inefficient protection when selecting instructions to be duplicated under constraints. In this article, we propose a compiler-assisted dynamic code duplication method to minimize the code size overhead, and present vulnerability-aware duplication algorithms to maximize the effectiveness of instruction duplication with least overheads for VLIW architecture. Our experimental results with SoarGen and Synopsys simulation environments demonstrate that our proposals can reduce the code size by up to 40% and detect more soft errors by up to 82% via fault injection experiments over benchmarks from DSPstone and Livermore Loops as compared to the previously proposed instruction duplication technique.

Original languageEnglish
Article number48
JournalTransactions on Architecture and Code Optimization
Volume9
Issue number4
DOIs
Publication statusPublished - 2013 Jan 1

Fingerprint

Very long instruction word architecture
Error detection
Embedded systems
Systems analysis
Experiments

All Science Journal Classification (ASJC) codes

  • Software
  • Information Systems
  • Hardware and Architecture

Cite this

@article{4207463944a4408b8da87d788daa19bb,
title = "Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures",
abstract = "Soft errors are becoming a critical concern in embedded system designs. Code duplication techniques have been proposed to increase the reliability in multi-issue embedded systems such as VLIW by exploiting empty slots for duplicated instructions. However, they increase code size, another important concern, and ignore vulnerability differences in instructions, causing unnecessary or inefficient protection when selecting instructions to be duplicated under constraints. In this article, we propose a compiler-assisted dynamic code duplication method to minimize the code size overhead, and present vulnerability-aware duplication algorithms to maximize the effectiveness of instruction duplication with least overheads for VLIW architecture. Our experimental results with SoarGen and Synopsys simulation environments demonstrate that our proposals can reduce the code size by up to 40{\%} and detect more soft errors by up to 82{\%} via fault injection experiments over benchmarks from DSPstone and Livermore Loops as compared to the previously proposed instruction duplication technique.",
author = "Jongwon Lee and Yohan Ko and Kyoungwoo Lee and Youn, {Jonghee M.} and Yunheung Paek",
year = "2013",
month = "1",
day = "1",
doi = "10.1145/2400682.2400707",
language = "English",
volume = "9",
journal = "Transactions on Architecture and Code Optimization",
issn = "1544-3566",
publisher = "Association for Computing Machinery (ACM)",
number = "4",

}

Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures. / Lee, Jongwon; Ko, Yohan; Lee, Kyoungwoo; Youn, Jonghee M.; Paek, Yunheung.

In: Transactions on Architecture and Code Optimization, Vol. 9, No. 4, 48, 01.01.2013.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Dynamic code duplication with vulnerability awareness for soft error detection on VLIW architectures

AU - Lee, Jongwon

AU - Ko, Yohan

AU - Lee, Kyoungwoo

AU - Youn, Jonghee M.

AU - Paek, Yunheung

PY - 2013/1/1

Y1 - 2013/1/1

N2 - Soft errors are becoming a critical concern in embedded system designs. Code duplication techniques have been proposed to increase the reliability in multi-issue embedded systems such as VLIW by exploiting empty slots for duplicated instructions. However, they increase code size, another important concern, and ignore vulnerability differences in instructions, causing unnecessary or inefficient protection when selecting instructions to be duplicated under constraints. In this article, we propose a compiler-assisted dynamic code duplication method to minimize the code size overhead, and present vulnerability-aware duplication algorithms to maximize the effectiveness of instruction duplication with least overheads for VLIW architecture. Our experimental results with SoarGen and Synopsys simulation environments demonstrate that our proposals can reduce the code size by up to 40% and detect more soft errors by up to 82% via fault injection experiments over benchmarks from DSPstone and Livermore Loops as compared to the previously proposed instruction duplication technique.

AB - Soft errors are becoming a critical concern in embedded system designs. Code duplication techniques have been proposed to increase the reliability in multi-issue embedded systems such as VLIW by exploiting empty slots for duplicated instructions. However, they increase code size, another important concern, and ignore vulnerability differences in instructions, causing unnecessary or inefficient protection when selecting instructions to be duplicated under constraints. In this article, we propose a compiler-assisted dynamic code duplication method to minimize the code size overhead, and present vulnerability-aware duplication algorithms to maximize the effectiveness of instruction duplication with least overheads for VLIW architecture. Our experimental results with SoarGen and Synopsys simulation environments demonstrate that our proposals can reduce the code size by up to 40% and detect more soft errors by up to 82% via fault injection experiments over benchmarks from DSPstone and Livermore Loops as compared to the previously proposed instruction duplication technique.

UR - http://www.scopus.com/inward/record.url?scp=84872900719&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84872900719&partnerID=8YFLogxK

U2 - 10.1145/2400682.2400707

DO - 10.1145/2400682.2400707

M3 - Article

AN - SCOPUS:84872900719

VL - 9

JO - Transactions on Architecture and Code Optimization

JF - Transactions on Architecture and Code Optimization

SN - 1544-3566

IS - 4

M1 - 48

ER -