Dynamic Power Reduction in Scalable Neural Recording Interface Using Spatiotemporal Correlation and Temporal Sparsity of Neural Signals

Sung Yun Park, Jihyun Cho, Kyuseok Lee, Euisik Yoon

Research output: Contribution to journalArticlepeer-review

14 Citations (Scopus)

Abstract

We report a scalable neural recording interface with embedded lossless compression to reduce dynamic power consumption (PD) for data transmission in high-density neural recording systems. We investigated the characteristics of neural signals and implemented effective lossless compression for local field potential (LFP) and extracellular action potential (EAP or spike) in separate signal paths. For LFP, spatial-temporal (spatiotemporal) correlation of the LFP signals is exploited in a Δ-modulated ΔΣ analog-to-digital converter (ΔΔΣ ADC) and a dedicated digital difference circuit. Then, statistical redundancy is further eliminated through entropy encoding without information loss. For spikes, only essential parts of waveforms in the spikes are extracted from the raw data by using spike detectors and reconfigurable analog memories. The prototype chip was fabricated using 180-nm CMOS processes, incorporating 128 channels into a modular architecture that is easily scalable and expandable for high-density neural recordings. The fabricated chip achieved the data rate reduction for the LFPs and spikes by a factor of 5.35 and 10.54, respectively, from the proposed compression scheme. Consequently, PD was reduced by 89%, when compared to the uncompressed case. We also achieved the state-of-the-art recording performance of 3.37 μW per channel, 5.18 μVrms noise, and 3.41 NEF2VDD.

Original languageEnglish
Pages (from-to)1102-1114
Number of pages13
JournalIEEE Journal of Solid-State Circuits
Volume53
Issue number4
DOIs
Publication statusPublished - 2018 Apr

Bibliographical note

Funding Information:
Manuscript received August 22, 2017; revised October 25, 2017 and November 25, 2017; accepted December 15, 2017. Date of publication January 23, 2018; date of current version March 23, 2018. This paper was approved by Guest Editor Makoto Ikeda. This work was supported by NSF 1545858. (Corresponding author: Euisik Yoon.) S.-Y. Park, K. Lee, and E. Yoon are with the Center for Wireless Integrated MicroSensing and Systems, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109 USA (e-mail: sungyun@umich.edu; eekslee@umich.edu; esyoon@umich.edu).

Publisher Copyright:
© 2012 IEEE.

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Dynamic Power Reduction in Scalable Neural Recording Interface Using Spatiotemporal Correlation and Temporal Sparsity of Neural Signals'. Together they form a unique fingerprint.

Cite this