Skip to main navigation
Skip to search
Skip to main content
Yonsei University Home
Home
Profiles
Research Units
Projects
Research output
Prizes
Activities
Press / Media
Search by expertise, name or affiliation
Dynamic voltage frequency scaling-aware refresh management for 3D DRAM over processor architecture
J. Lim, H. Kim, H. Oh,
S. Kang
Department of Electrical and Electronic Engineering
Research output
:
Contribution to journal
›
Article
›
peer-review
1
Citation (Scopus)
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Dynamic voltage frequency scaling-aware refresh management for 3D DRAM over processor architecture'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Computer Science
Dynamic Random Access Memory
100%
Dynamic Voltage
66%
High Temperature
33%
Integrated System
33%
High-Performance Computing
33%
Processor Architecture
33%
High-Performance Processor
33%
Control Method
33%
Thermal Sensor
33%
Simulation
33%