Effects of film stress modulation using TiN metal gate on stress engineering and its impact on device characteristics in metal gate/ high-κ dielectric SOI FinFETs

Chang Yong Kang, Ji Woon Yang, Jungwoo Oh, Rino Choi, Young Jun Suh, H. C. Floresca, Jiyoung Kim, Moon Kim, Byoung Hun Lee, Hsing Huang Tseng, Raj Jammy

Research output: Contribution to journalArticle

14 Citations (Scopus)

Abstract

In this letter, the effects of TiN-induced strain engineering on device characteristics for a metal gate/high-κ silicon-on-insulator fin-shaped field-effect transistors were studied. From a convergent-beam electron-diffraction analysis and simulation study, a 3-nm TiN electrode was found to lead to significantly higher tensile stress on the Si substrate than a 20-nm TiN electrode. This high stress-induced fast bulk carrier generation results in the transient current-time characteristics. Therefore, 3- and 20-nm TiN electrodes are the excellent choice for nMOSFETs and pMOSFETs, respectively, which is from the standpoint of strain engineering, threshold voltage (Vth ), and performance. Due to the metal-induced strain, Idsat improvements of 15% and 12% for nMOSFETs and pMOSFETs, respectively, were achieved.

Original languageEnglish
Pages (from-to)487-490
Number of pages4
JournalIEEE Electron Device Letters
Volume29
Issue number5
DOIs
Publication statusPublished - 2008 May 1

Fingerprint

Metals
Modulation
Electrodes
Silicon
Field effect transistors
Threshold voltage
Tensile stress
Electron diffraction
Substrates
FinFET

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Kang, Chang Yong ; Yang, Ji Woon ; Oh, Jungwoo ; Choi, Rino ; Suh, Young Jun ; Floresca, H. C. ; Kim, Jiyoung ; Kim, Moon ; Lee, Byoung Hun ; Tseng, Hsing Huang ; Jammy, Raj. / Effects of film stress modulation using TiN metal gate on stress engineering and its impact on device characteristics in metal gate/ high-κ dielectric SOI FinFETs. In: IEEE Electron Device Letters. 2008 ; Vol. 29, No. 5. pp. 487-490.
@article{a3e975da8b624d4588186ef424d7935e,
title = "Effects of film stress modulation using TiN metal gate on stress engineering and its impact on device characteristics in metal gate/ high-κ dielectric SOI FinFETs",
abstract = "In this letter, the effects of TiN-induced strain engineering on device characteristics for a metal gate/high-κ silicon-on-insulator fin-shaped field-effect transistors were studied. From a convergent-beam electron-diffraction analysis and simulation study, a 3-nm TiN electrode was found to lead to significantly higher tensile stress on the Si substrate than a 20-nm TiN electrode. This high stress-induced fast bulk carrier generation results in the transient current-time characteristics. Therefore, 3- and 20-nm TiN electrodes are the excellent choice for nMOSFETs and pMOSFETs, respectively, which is from the standpoint of strain engineering, threshold voltage (Vth ), and performance. Due to the metal-induced strain, Idsat improvements of 15{\%} and 12{\%} for nMOSFETs and pMOSFETs, respectively, were achieved.",
author = "Kang, {Chang Yong} and Yang, {Ji Woon} and Jungwoo Oh and Rino Choi and Suh, {Young Jun} and Floresca, {H. C.} and Jiyoung Kim and Moon Kim and Lee, {Byoung Hun} and Tseng, {Hsing Huang} and Raj Jammy",
year = "2008",
month = "5",
day = "1",
doi = "10.1109/LED.2008.919782",
language = "English",
volume = "29",
pages = "487--490",
journal = "IEEE Electron Device Letters",
issn = "0741-3106",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

Effects of film stress modulation using TiN metal gate on stress engineering and its impact on device characteristics in metal gate/ high-κ dielectric SOI FinFETs. / Kang, Chang Yong; Yang, Ji Woon; Oh, Jungwoo; Choi, Rino; Suh, Young Jun; Floresca, H. C.; Kim, Jiyoung; Kim, Moon; Lee, Byoung Hun; Tseng, Hsing Huang; Jammy, Raj.

In: IEEE Electron Device Letters, Vol. 29, No. 5, 01.05.2008, p. 487-490.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Effects of film stress modulation using TiN metal gate on stress engineering and its impact on device characteristics in metal gate/ high-κ dielectric SOI FinFETs

AU - Kang, Chang Yong

AU - Yang, Ji Woon

AU - Oh, Jungwoo

AU - Choi, Rino

AU - Suh, Young Jun

AU - Floresca, H. C.

AU - Kim, Jiyoung

AU - Kim, Moon

AU - Lee, Byoung Hun

AU - Tseng, Hsing Huang

AU - Jammy, Raj

PY - 2008/5/1

Y1 - 2008/5/1

N2 - In this letter, the effects of TiN-induced strain engineering on device characteristics for a metal gate/high-κ silicon-on-insulator fin-shaped field-effect transistors were studied. From a convergent-beam electron-diffraction analysis and simulation study, a 3-nm TiN electrode was found to lead to significantly higher tensile stress on the Si substrate than a 20-nm TiN electrode. This high stress-induced fast bulk carrier generation results in the transient current-time characteristics. Therefore, 3- and 20-nm TiN electrodes are the excellent choice for nMOSFETs and pMOSFETs, respectively, which is from the standpoint of strain engineering, threshold voltage (Vth ), and performance. Due to the metal-induced strain, Idsat improvements of 15% and 12% for nMOSFETs and pMOSFETs, respectively, were achieved.

AB - In this letter, the effects of TiN-induced strain engineering on device characteristics for a metal gate/high-κ silicon-on-insulator fin-shaped field-effect transistors were studied. From a convergent-beam electron-diffraction analysis and simulation study, a 3-nm TiN electrode was found to lead to significantly higher tensile stress on the Si substrate than a 20-nm TiN electrode. This high stress-induced fast bulk carrier generation results in the transient current-time characteristics. Therefore, 3- and 20-nm TiN electrodes are the excellent choice for nMOSFETs and pMOSFETs, respectively, which is from the standpoint of strain engineering, threshold voltage (Vth ), and performance. Due to the metal-induced strain, Idsat improvements of 15% and 12% for nMOSFETs and pMOSFETs, respectively, were achieved.

UR - http://www.scopus.com/inward/record.url?scp=43549102205&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=43549102205&partnerID=8YFLogxK

U2 - 10.1109/LED.2008.919782

DO - 10.1109/LED.2008.919782

M3 - Article

AN - SCOPUS:43549102205

VL - 29

SP - 487

EP - 490

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 5

ER -