Effects of type and density of interface trap in tunneling oxide for flash memory devices

Jun Yeong Lim, Pyung Moon, Ilgu Yun

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As the device size in the chip shrinks, shrinking the size of the insulators including tunneling oxide and the inter-poly dielectric is mainly focused on the memory devices. However, the degradation of reliability of insulators is also induced as decreasing the size of chip. In case of flash memory, especially, operation principle is cycling of electrons between floating gate and substrate. So, the degradation is easily caused by the traps caused by tunneling at interface and generation of leakage path through tunneling oxide as scaling down. In this paper, the effects of the trap density and the type of trap at the interface in tunneling oxide are analyzed by using the change of the simulated current density through the tunneling oxide using TCAD model.

Original languageEnglish
Title of host publication2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012
DOIs
Publication statusPublished - 2012 Dec 1
Event2012 8th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2012 - Bangkok, Thailand
Duration: 2012 Dec 32012 Dec 5

Publication series

Name2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012

Other

Other2012 8th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2012
CountryThailand
CityBangkok
Period12/12/312/12/5

Fingerprint

Flash memory
Interfaces (computer)
Data storage equipment
Oxides
Degradation
Current density
Electrons
Substrates

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Lim, J. Y., Moon, P., & Yun, I. (2012). Effects of type and density of interface trap in tunneling oxide for flash memory devices. In 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012 [6482797] (2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012). https://doi.org/10.1109/EDSSC.2012.6482797
Lim, Jun Yeong ; Moon, Pyung ; Yun, Ilgu. / Effects of type and density of interface trap in tunneling oxide for flash memory devices. 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012. 2012. (2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012).
@inproceedings{c77a011d36b84f258dd01ef1c588a828,
title = "Effects of type and density of interface trap in tunneling oxide for flash memory devices",
abstract = "As the device size in the chip shrinks, shrinking the size of the insulators including tunneling oxide and the inter-poly dielectric is mainly focused on the memory devices. However, the degradation of reliability of insulators is also induced as decreasing the size of chip. In case of flash memory, especially, operation principle is cycling of electrons between floating gate and substrate. So, the degradation is easily caused by the traps caused by tunneling at interface and generation of leakage path through tunneling oxide as scaling down. In this paper, the effects of the trap density and the type of trap at the interface in tunneling oxide are analyzed by using the change of the simulated current density through the tunneling oxide using TCAD model.",
author = "Lim, {Jun Yeong} and Pyung Moon and Ilgu Yun",
year = "2012",
month = "12",
day = "1",
doi = "10.1109/EDSSC.2012.6482797",
language = "English",
isbn = "9781467356961",
series = "2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012",
booktitle = "2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012",

}

Lim, JY, Moon, P & Yun, I 2012, Effects of type and density of interface trap in tunneling oxide for flash memory devices. in 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012., 6482797, 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012, 2012 8th IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2012, Bangkok, Thailand, 12/12/3. https://doi.org/10.1109/EDSSC.2012.6482797

Effects of type and density of interface trap in tunneling oxide for flash memory devices. / Lim, Jun Yeong; Moon, Pyung; Yun, Ilgu.

2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012. 2012. 6482797 (2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Effects of type and density of interface trap in tunneling oxide for flash memory devices

AU - Lim, Jun Yeong

AU - Moon, Pyung

AU - Yun, Ilgu

PY - 2012/12/1

Y1 - 2012/12/1

N2 - As the device size in the chip shrinks, shrinking the size of the insulators including tunneling oxide and the inter-poly dielectric is mainly focused on the memory devices. However, the degradation of reliability of insulators is also induced as decreasing the size of chip. In case of flash memory, especially, operation principle is cycling of electrons between floating gate and substrate. So, the degradation is easily caused by the traps caused by tunneling at interface and generation of leakage path through tunneling oxide as scaling down. In this paper, the effects of the trap density and the type of trap at the interface in tunneling oxide are analyzed by using the change of the simulated current density through the tunneling oxide using TCAD model.

AB - As the device size in the chip shrinks, shrinking the size of the insulators including tunneling oxide and the inter-poly dielectric is mainly focused on the memory devices. However, the degradation of reliability of insulators is also induced as decreasing the size of chip. In case of flash memory, especially, operation principle is cycling of electrons between floating gate and substrate. So, the degradation is easily caused by the traps caused by tunneling at interface and generation of leakage path through tunneling oxide as scaling down. In this paper, the effects of the trap density and the type of trap at the interface in tunneling oxide are analyzed by using the change of the simulated current density through the tunneling oxide using TCAD model.

UR - http://www.scopus.com/inward/record.url?scp=84875699042&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84875699042&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2012.6482797

DO - 10.1109/EDSSC.2012.6482797

M3 - Conference contribution

AN - SCOPUS:84875699042

SN - 9781467356961

T3 - 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012

BT - 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012

ER -

Lim JY, Moon P, Yun I. Effects of type and density of interface trap in tunneling oxide for flash memory devices. In 2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012. 2012. 6482797. (2012 IEEE International Conference on Electron Devices and Solid State Circuit, EDSSC 2012). https://doi.org/10.1109/EDSSC.2012.6482797