Efficient algorithm and architecture for scan conversion in HDTV

M. H. Yang, J. W. Lee, Sungho Kang

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

The main objective of this paper is to develop an efficient algorithm and architecture for scan conversion in high definition television. Scan conversion requires rapid operations of a large amount of image signal data, thus complex algorithm, architecture, and a large memory are necessary. A simple and effective interpolation method and a pipelined parallel architecture using memory partitioning for the real time operation are proposed. In the new interpolation algorithm, the new image data with edge direction information can be obtained using a simple calculation which considers six neighbouring pixels. To reduce the operation time and memory size, a pipelined parallel architecture is used, and the memory is partitioned into several memory banks. Thus, only small operations with a small memory and short operation time, are for the new algorithm and architecture.

Original languageEnglish
Pages (from-to)287-291
Number of pages5
JournalIEE Proceedings: Computers and Digital Techniques
Volume145
Issue number4
DOIs
Publication statusPublished - 1998 Jan 1

Fingerprint

High definition television
Efficient Algorithms
Data storage equipment
Parallel architectures
Parallel Architectures
Interpolation
Interpolation Method
Architecture
Partitioning
Pixel
Pixels
Interpolate
Necessary

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

@article{3b995e171c724064b41685a034449a6f,
title = "Efficient algorithm and architecture for scan conversion in HDTV",
abstract = "The main objective of this paper is to develop an efficient algorithm and architecture for scan conversion in high definition television. Scan conversion requires rapid operations of a large amount of image signal data, thus complex algorithm, architecture, and a large memory are necessary. A simple and effective interpolation method and a pipelined parallel architecture using memory partitioning for the real time operation are proposed. In the new interpolation algorithm, the new image data with edge direction information can be obtained using a simple calculation which considers six neighbouring pixels. To reduce the operation time and memory size, a pipelined parallel architecture is used, and the memory is partitioned into several memory banks. Thus, only small operations with a small memory and short operation time, are for the new algorithm and architecture.",
author = "Yang, {M. H.} and Lee, {J. W.} and Sungho Kang",
year = "1998",
month = "1",
day = "1",
doi = "10.1049/ip-cdt:19982093",
language = "English",
volume = "145",
pages = "287--291",
journal = "IEE Proceedings: Computers and Digital Techniques",
issn = "1350-2387",
publisher = "Institute of Electrical Engineers",
number = "4",

}

Efficient algorithm and architecture for scan conversion in HDTV. / Yang, M. H.; Lee, J. W.; Kang, Sungho.

In: IEE Proceedings: Computers and Digital Techniques, Vol. 145, No. 4, 01.01.1998, p. 287-291.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Efficient algorithm and architecture for scan conversion in HDTV

AU - Yang, M. H.

AU - Lee, J. W.

AU - Kang, Sungho

PY - 1998/1/1

Y1 - 1998/1/1

N2 - The main objective of this paper is to develop an efficient algorithm and architecture for scan conversion in high definition television. Scan conversion requires rapid operations of a large amount of image signal data, thus complex algorithm, architecture, and a large memory are necessary. A simple and effective interpolation method and a pipelined parallel architecture using memory partitioning for the real time operation are proposed. In the new interpolation algorithm, the new image data with edge direction information can be obtained using a simple calculation which considers six neighbouring pixels. To reduce the operation time and memory size, a pipelined parallel architecture is used, and the memory is partitioned into several memory banks. Thus, only small operations with a small memory and short operation time, are for the new algorithm and architecture.

AB - The main objective of this paper is to develop an efficient algorithm and architecture for scan conversion in high definition television. Scan conversion requires rapid operations of a large amount of image signal data, thus complex algorithm, architecture, and a large memory are necessary. A simple and effective interpolation method and a pipelined parallel architecture using memory partitioning for the real time operation are proposed. In the new interpolation algorithm, the new image data with edge direction information can be obtained using a simple calculation which considers six neighbouring pixels. To reduce the operation time and memory size, a pipelined parallel architecture is used, and the memory is partitioned into several memory banks. Thus, only small operations with a small memory and short operation time, are for the new algorithm and architecture.

UR - http://www.scopus.com/inward/record.url?scp=0032114682&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032114682&partnerID=8YFLogxK

U2 - 10.1049/ip-cdt:19982093

DO - 10.1049/ip-cdt:19982093

M3 - Article

AN - SCOPUS:0032114682

VL - 145

SP - 287

EP - 291

JO - IEE Proceedings: Computers and Digital Techniques

JF - IEE Proceedings: Computers and Digital Techniques

SN - 1350-2387

IS - 4

ER -