Efficient method of partitioning circuits for multiple FPGA implementation

Nam Sung Woo, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

24 Citations (Scopus)

Abstract

We developed a new method called MP2, for partitioning networks into multiple (>2) blocks each of which has both size and pin constraints. The MP2 method uses an improvement approach and tries to minimize the total number of terminals of all blocks while satisfying the pin and size constraints of every block. It supports multiple classes of cells in input networks and blocks. It makes use of a scalar value of benefit which captures lookahead information. It is the first improvement method that considers pin constraints of blocks. It has been applied to partitioning technology-mapped circuits into multiple FPGA chips. In addition to describing the MP2 method, we will discuss some interesting findings we gleaned during our experiments.

Original languageEnglish
Title of host publicationProceedings - Design Automation Conference
PublisherPubl by IEEE
Pages202-207
Number of pages6
ISBN (Print)0897915771
Publication statusPublished - 1993 Jan 1
EventProceedings of the 30th ACM/IEEE Design Automation Conference - Dallas, TX, USA
Duration: 1993 Jun 141993 Jun 18

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0146-7123

Conference

ConferenceProceedings of the 30th ACM/IEEE Design Automation Conference
CityDallas, TX, USA
Period93/6/1493/6/18

Fingerprint

Field programmable gate arrays (FPGA)
Networks (circuits)
Experiments

All Science Journal Classification (ASJC) codes

  • Engineering(all)

Cite this

Woo, N. S., & Kim, J. (1993). Efficient method of partitioning circuits for multiple FPGA implementation. In Proceedings - Design Automation Conference (pp. 202-207). (Proceedings - Design Automation Conference). Publ by IEEE.
Woo, Nam Sung ; Kim, Jaeseok. / Efficient method of partitioning circuits for multiple FPGA implementation. Proceedings - Design Automation Conference. Publ by IEEE, 1993. pp. 202-207 (Proceedings - Design Automation Conference).
@inproceedings{29d0dd48eaa74fd0b21228969666f4ad,
title = "Efficient method of partitioning circuits for multiple FPGA implementation",
abstract = "We developed a new method called MP2, for partitioning networks into multiple (>2) blocks each of which has both size and pin constraints. The MP2 method uses an improvement approach and tries to minimize the total number of terminals of all blocks while satisfying the pin and size constraints of every block. It supports multiple classes of cells in input networks and blocks. It makes use of a scalar value of benefit which captures lookahead information. It is the first improvement method that considers pin constraints of blocks. It has been applied to partitioning technology-mapped circuits into multiple FPGA chips. In addition to describing the MP2 method, we will discuss some interesting findings we gleaned during our experiments.",
author = "Woo, {Nam Sung} and Jaeseok Kim",
year = "1993",
month = "1",
day = "1",
language = "English",
isbn = "0897915771",
series = "Proceedings - Design Automation Conference",
publisher = "Publ by IEEE",
pages = "202--207",
booktitle = "Proceedings - Design Automation Conference",

}

Woo, NS & Kim, J 1993, Efficient method of partitioning circuits for multiple FPGA implementation. in Proceedings - Design Automation Conference. Proceedings - Design Automation Conference, Publ by IEEE, pp. 202-207, Proceedings of the 30th ACM/IEEE Design Automation Conference, Dallas, TX, USA, 93/6/14.

Efficient method of partitioning circuits for multiple FPGA implementation. / Woo, Nam Sung; Kim, Jaeseok.

Proceedings - Design Automation Conference. Publ by IEEE, 1993. p. 202-207 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Efficient method of partitioning circuits for multiple FPGA implementation

AU - Woo, Nam Sung

AU - Kim, Jaeseok

PY - 1993/1/1

Y1 - 1993/1/1

N2 - We developed a new method called MP2, for partitioning networks into multiple (>2) blocks each of which has both size and pin constraints. The MP2 method uses an improvement approach and tries to minimize the total number of terminals of all blocks while satisfying the pin and size constraints of every block. It supports multiple classes of cells in input networks and blocks. It makes use of a scalar value of benefit which captures lookahead information. It is the first improvement method that considers pin constraints of blocks. It has been applied to partitioning technology-mapped circuits into multiple FPGA chips. In addition to describing the MP2 method, we will discuss some interesting findings we gleaned during our experiments.

AB - We developed a new method called MP2, for partitioning networks into multiple (>2) blocks each of which has both size and pin constraints. The MP2 method uses an improvement approach and tries to minimize the total number of terminals of all blocks while satisfying the pin and size constraints of every block. It supports multiple classes of cells in input networks and blocks. It makes use of a scalar value of benefit which captures lookahead information. It is the first improvement method that considers pin constraints of blocks. It has been applied to partitioning technology-mapped circuits into multiple FPGA chips. In addition to describing the MP2 method, we will discuss some interesting findings we gleaned during our experiments.

UR - http://www.scopus.com/inward/record.url?scp=0027188885&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027188885&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027188885

SN - 0897915771

T3 - Proceedings - Design Automation Conference

SP - 202

EP - 207

BT - Proceedings - Design Automation Conference

PB - Publ by IEEE

ER -

Woo NS, Kim J. Efficient method of partitioning circuits for multiple FPGA implementation. In Proceedings - Design Automation Conference. Publ by IEEE. 1993. p. 202-207. (Proceedings - Design Automation Conference).