Efficient path-delay fault simulation for standard scan design

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

In spite of using scan designs, there remain problems concerning the generation and confirmation of test vectors for potential timing problems. Most fault simulators for path-delay faults rely on the use of augmented scan flip-flops to convert the timing vector problem to a purely combinational one. The paper describes an efficient path-delay fault simulation algorithm for standard scan environments. The new simulation algorithm using various new logic values is based on the parallel-pattern-single-fault-propagation technique. The experimental results show the efficiency of the new algorithm.

Original languageEnglish
Pages (from-to)315-320
Number of pages6
JournalIEE Proceedings: Circuits, Devices and Systems
Volume149
Issue number5-6
DOIs
Publication statusPublished - 2002 Oct 1

Fingerprint

Flip flop circuits
Simulators

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{87524b311cb84c0481303b27f099cb22,
title = "Efficient path-delay fault simulation for standard scan design",
abstract = "In spite of using scan designs, there remain problems concerning the generation and confirmation of test vectors for potential timing problems. Most fault simulators for path-delay faults rely on the use of augmented scan flip-flops to convert the timing vector problem to a purely combinational one. The paper describes an efficient path-delay fault simulation algorithm for standard scan environments. The new simulation algorithm using various new logic values is based on the parallel-pattern-single-fault-propagation technique. The experimental results show the efficiency of the new algorithm.",
author = "Sungho Kang",
year = "2002",
month = "10",
day = "1",
doi = "10.1049/ip-cds:20020496",
language = "English",
volume = "149",
pages = "315--320",
journal = "IET Circuits, Devices and Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "5-6",

}

Efficient path-delay fault simulation for standard scan design. / Kang, Sungho.

In: IEE Proceedings: Circuits, Devices and Systems, Vol. 149, No. 5-6, 01.10.2002, p. 315-320.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Efficient path-delay fault simulation for standard scan design

AU - Kang, Sungho

PY - 2002/10/1

Y1 - 2002/10/1

N2 - In spite of using scan designs, there remain problems concerning the generation and confirmation of test vectors for potential timing problems. Most fault simulators for path-delay faults rely on the use of augmented scan flip-flops to convert the timing vector problem to a purely combinational one. The paper describes an efficient path-delay fault simulation algorithm for standard scan environments. The new simulation algorithm using various new logic values is based on the parallel-pattern-single-fault-propagation technique. The experimental results show the efficiency of the new algorithm.

AB - In spite of using scan designs, there remain problems concerning the generation and confirmation of test vectors for potential timing problems. Most fault simulators for path-delay faults rely on the use of augmented scan flip-flops to convert the timing vector problem to a purely combinational one. The paper describes an efficient path-delay fault simulation algorithm for standard scan environments. The new simulation algorithm using various new logic values is based on the parallel-pattern-single-fault-propagation technique. The experimental results show the efficiency of the new algorithm.

UR - http://www.scopus.com/inward/record.url?scp=0036823017&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036823017&partnerID=8YFLogxK

U2 - 10.1049/ip-cds:20020496

DO - 10.1049/ip-cds:20020496

M3 - Article

AN - SCOPUS:0036823017

VL - 149

SP - 315

EP - 320

JO - IET Circuits, Devices and Systems

JF - IET Circuits, Devices and Systems

SN - 1751-858X

IS - 5-6

ER -