Efficient path-delay fault simulator for mixed level circuits

Yong Seok Kang, Yong Tae Yim, Sungho Kang

Research output: Contribution to journalConference article

Abstract

This paper describes a path delay fault simulator for standard scan environments and introduces a new algorithm using new logic values in order to enlarge the scope of a path delay fault simulation to the CMOS designs. A new simulator can deal with mixed level circuits. Considering switch level devices, this simulator can treat delay faults more closely to their electrical behavior. The results prove the efficiency of the simulator.

Original languageEnglish
Pages (from-to)263-266
Number of pages4
JournalProceedings of the Annual IEEE International ASIC Conference and Exhibit
Publication statusPublished - 1996 Jan 1

Fingerprint

Simulators
Networks (circuits)
Switches

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{3490ddbbcfe2451ab2cbe57f6a7740e5,
title = "Efficient path-delay fault simulator for mixed level circuits",
abstract = "This paper describes a path delay fault simulator for standard scan environments and introduces a new algorithm using new logic values in order to enlarge the scope of a path delay fault simulation to the CMOS designs. A new simulator can deal with mixed level circuits. Considering switch level devices, this simulator can treat delay faults more closely to their electrical behavior. The results prove the efficiency of the simulator.",
author = "Kang, {Yong Seok} and Yim, {Yong Tae} and Sungho Kang",
year = "1996",
month = "1",
day = "1",
language = "English",
pages = "263--266",
journal = "Proceedings of the Annual IEEE International ASIC Conference and Exhibit",
issn = "1063-0988",

}

Efficient path-delay fault simulator for mixed level circuits. / Kang, Yong Seok; Yim, Yong Tae; Kang, Sungho.

In: Proceedings of the Annual IEEE International ASIC Conference and Exhibit, 01.01.1996, p. 263-266.

Research output: Contribution to journalConference article

TY - JOUR

T1 - Efficient path-delay fault simulator for mixed level circuits

AU - Kang, Yong Seok

AU - Yim, Yong Tae

AU - Kang, Sungho

PY - 1996/1/1

Y1 - 1996/1/1

N2 - This paper describes a path delay fault simulator for standard scan environments and introduces a new algorithm using new logic values in order to enlarge the scope of a path delay fault simulation to the CMOS designs. A new simulator can deal with mixed level circuits. Considering switch level devices, this simulator can treat delay faults more closely to their electrical behavior. The results prove the efficiency of the simulator.

AB - This paper describes a path delay fault simulator for standard scan environments and introduces a new algorithm using new logic values in order to enlarge the scope of a path delay fault simulation to the CMOS designs. A new simulator can deal with mixed level circuits. Considering switch level devices, this simulator can treat delay faults more closely to their electrical behavior. The results prove the efficiency of the simulator.

UR - http://www.scopus.com/inward/record.url?scp=0029726965&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029726965&partnerID=8YFLogxK

M3 - Conference article

SP - 263

EP - 266

JO - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

JF - Proceedings of the Annual IEEE International ASIC Conference and Exhibit

SN - 1063-0988

ER -