Enhenced redundancy analysis for memories using geometric faults based search tree

Wooheon Kang, Hyungjun Cho, Sungho Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With the growth of memory capacity and density, test cost and yield improvement are becoming more important. To increase yield of memory, redundancy analysis (RA) which analyzes the faults in memory is essential. However, the time for finding solutions to repair memories with faulty cells is very huge because most RA algorithms for automatic test equipment (ATE) are based on a tree structure. To reduce the time of memory test & repair is important to increase the memory yield using ATE. In order to reduce the time of memory test & repair, an RA algorithm with an early termination condition is proposed and it builds a geometric faults based search tree. To build the proposed algorithm, the faults in a memory are classified into geometric faults according to their characteristic. The experimental results show the effectiveness of the proposed algorithm.

Original languageEnglish
Title of host publication2010 International SoC Design Conference, ISOCC 2010
Pages225-228
Number of pages4
DOIs
Publication statusPublished - 2010 Dec 1
Event2010 International SoC Design Conference, ISOCC 2010 - Incheon, Korea, Republic of
Duration: 2010 Nov 222010 Nov 23

Other

Other2010 International SoC Design Conference, ISOCC 2010
CountryKorea, Republic of
CityIncheon
Period10/11/2210/11/23

Fingerprint

Redundancy
Data storage equipment
Repair
Costs

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Kang, W., Cho, H., & Kang, S. (2010). Enhenced redundancy analysis for memories using geometric faults based search tree. In 2010 International SoC Design Conference, ISOCC 2010 (pp. 225-228). [5682932] https://doi.org/10.1109/SOCDC.2010.5682932
Kang, Wooheon ; Cho, Hyungjun ; Kang, Sungho. / Enhenced redundancy analysis for memories using geometric faults based search tree. 2010 International SoC Design Conference, ISOCC 2010. 2010. pp. 225-228
@inproceedings{49aff48413fb42c7937f6dd2bd340e25,
title = "Enhenced redundancy analysis for memories using geometric faults based search tree",
abstract = "With the growth of memory capacity and density, test cost and yield improvement are becoming more important. To increase yield of memory, redundancy analysis (RA) which analyzes the faults in memory is essential. However, the time for finding solutions to repair memories with faulty cells is very huge because most RA algorithms for automatic test equipment (ATE) are based on a tree structure. To reduce the time of memory test & repair is important to increase the memory yield using ATE. In order to reduce the time of memory test & repair, an RA algorithm with an early termination condition is proposed and it builds a geometric faults based search tree. To build the proposed algorithm, the faults in a memory are classified into geometric faults according to their characteristic. The experimental results show the effectiveness of the proposed algorithm.",
author = "Wooheon Kang and Hyungjun Cho and Sungho Kang",
year = "2010",
month = "12",
day = "1",
doi = "10.1109/SOCDC.2010.5682932",
language = "English",
isbn = "9781424486335",
pages = "225--228",
booktitle = "2010 International SoC Design Conference, ISOCC 2010",

}

Kang, W, Cho, H & Kang, S 2010, Enhenced redundancy analysis for memories using geometric faults based search tree. in 2010 International SoC Design Conference, ISOCC 2010., 5682932, pp. 225-228, 2010 International SoC Design Conference, ISOCC 2010, Incheon, Korea, Republic of, 10/11/22. https://doi.org/10.1109/SOCDC.2010.5682932

Enhenced redundancy analysis for memories using geometric faults based search tree. / Kang, Wooheon; Cho, Hyungjun; Kang, Sungho.

2010 International SoC Design Conference, ISOCC 2010. 2010. p. 225-228 5682932.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Enhenced redundancy analysis for memories using geometric faults based search tree

AU - Kang, Wooheon

AU - Cho, Hyungjun

AU - Kang, Sungho

PY - 2010/12/1

Y1 - 2010/12/1

N2 - With the growth of memory capacity and density, test cost and yield improvement are becoming more important. To increase yield of memory, redundancy analysis (RA) which analyzes the faults in memory is essential. However, the time for finding solutions to repair memories with faulty cells is very huge because most RA algorithms for automatic test equipment (ATE) are based on a tree structure. To reduce the time of memory test & repair is important to increase the memory yield using ATE. In order to reduce the time of memory test & repair, an RA algorithm with an early termination condition is proposed and it builds a geometric faults based search tree. To build the proposed algorithm, the faults in a memory are classified into geometric faults according to their characteristic. The experimental results show the effectiveness of the proposed algorithm.

AB - With the growth of memory capacity and density, test cost and yield improvement are becoming more important. To increase yield of memory, redundancy analysis (RA) which analyzes the faults in memory is essential. However, the time for finding solutions to repair memories with faulty cells is very huge because most RA algorithms for automatic test equipment (ATE) are based on a tree structure. To reduce the time of memory test & repair is important to increase the memory yield using ATE. In order to reduce the time of memory test & repair, an RA algorithm with an early termination condition is proposed and it builds a geometric faults based search tree. To build the proposed algorithm, the faults in a memory are classified into geometric faults according to their characteristic. The experimental results show the effectiveness of the proposed algorithm.

UR - http://www.scopus.com/inward/record.url?scp=79851471035&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79851471035&partnerID=8YFLogxK

U2 - 10.1109/SOCDC.2010.5682932

DO - 10.1109/SOCDC.2010.5682932

M3 - Conference contribution

SN - 9781424486335

SP - 225

EP - 228

BT - 2010 International SoC Design Conference, ISOCC 2010

ER -

Kang W, Cho H, Kang S. Enhenced redundancy analysis for memories using geometric faults based search tree. In 2010 International SoC Design Conference, ISOCC 2010. 2010. p. 225-228. 5682932 https://doi.org/10.1109/SOCDC.2010.5682932