EOF: Efficient built-in redundancy analysis methodology with optimal repair rate

Myung Hoon Yang; Hyungjun Cho; Wooheon Kang; Sungho Kang

doi:10.1109/TCAD.2010.2044846

EOF: Efficient built-in redundancy analysis methodology with optimal repair rate

Myung Hoon Yang, Hyungjun Cho, Wooheon Kang, Sungho Kang

Department of Electrical and Electronic Engineering

Research output: Contribution to journal › Article › peer-review

12 Citations (Scopus)

Abstract

Faulty cell repair with redundancy can improve memory yield. In particular, built-in redundancy analysis (BIRA) is widely used to enhance the yield of embedded memories. We propose an efficient BIRA algorithm to achieve the optimal repair rate with a very short analysis time and low hardware cost. The proposed algorithm can significantly reduce the number of backtracks in the exhaustive search algorithm: it uses early termination based on the number of orthogonal faulty cells and fault classification in fault collection. Experimental results show that the proposed BIRA methodology can achieve optimal repair rate with low hardware overhead and short analysis time, as compared to previous BIRA methods.

Original language	English
Article number	5487466
Pages (from-to)	1130-1135
Number of pages	6
Journal	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume	29
Issue number	7
DOIs	https://doi.org/10.1109/TCAD.2010.2044846
Publication status	Published - 2010 Jul

Bibliographical note

Funding Information:
Manuscript received November 13, 2009; revised January 28, 2010. Date of current version June 18, 2010. The work of I. Pomeranz and S. M. Reddy was supported in part by the Semiconductor Research Corporation, under Grants 2007-TJ-1643 and 2007-TJ-1642, respectively. This paper was recommended by Associate Editor, F. Lombardi.

All Science Journal Classification (ASJC) codes

Software
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/TCAD.2010.2044846

Fingerprint Dive into the research topics of 'EOF: Efficient built-in redundancy analysis methodology with optimal repair rate'. Together they form a unique fingerprint.

Cite this

@article{9afa71bd14144051819c92164776f329,

title = "EOF: Efficient built-in redundancy analysis methodology with optimal repair rate",

abstract = "Faulty cell repair with redundancy can improve memory yield. In particular, built-in redundancy analysis (BIRA) is widely used to enhance the yield of embedded memories. We propose an efficient BIRA algorithm to achieve the optimal repair rate with a very short analysis time and low hardware cost. The proposed algorithm can significantly reduce the number of backtracks in the exhaustive search algorithm: it uses early termination based on the number of orthogonal faulty cells and fault classification in fault collection. Experimental results show that the proposed BIRA methodology can achieve optimal repair rate with low hardware overhead and short analysis time, as compared to previous BIRA methods.",

author = "Yang, {Myung Hoon} and Hyungjun Cho and Wooheon Kang and Sungho Kang",

note = "Funding Information: Manuscript received November 13, 2009; revised January 28, 2010. Date of current version June 18, 2010. The work of I. Pomeranz and S. M. Reddy was supported in part by the Semiconductor Research Corporation, under Grants 2007-TJ-1643 and 2007-TJ-1642, respectively. This paper was recommended by Associate Editor, F. Lombardi.",

year = "2010",

month = jul,

doi = "10.1109/TCAD.2010.2044846",

language = "English",

volume = "29",

pages = "1130--1135",

journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "7",

}

TY - JOUR

T1 - EOF

T2 - Efficient built-in redundancy analysis methodology with optimal repair rate

AU - Yang, Myung Hoon

AU - Cho, Hyungjun

AU - Kang, Wooheon

AU - Kang, Sungho

N1 - Funding Information: Manuscript received November 13, 2009; revised January 28, 2010. Date of current version June 18, 2010. The work of I. Pomeranz and S. M. Reddy was supported in part by the Semiconductor Research Corporation, under Grants 2007-TJ-1643 and 2007-TJ-1642, respectively. This paper was recommended by Associate Editor, F. Lombardi.

PY - 2010/7

Y1 - 2010/7

N2 - Faulty cell repair with redundancy can improve memory yield. In particular, built-in redundancy analysis (BIRA) is widely used to enhance the yield of embedded memories. We propose an efficient BIRA algorithm to achieve the optimal repair rate with a very short analysis time and low hardware cost. The proposed algorithm can significantly reduce the number of backtracks in the exhaustive search algorithm: it uses early termination based on the number of orthogonal faulty cells and fault classification in fault collection. Experimental results show that the proposed BIRA methodology can achieve optimal repair rate with low hardware overhead and short analysis time, as compared to previous BIRA methods.

AB - Faulty cell repair with redundancy can improve memory yield. In particular, built-in redundancy analysis (BIRA) is widely used to enhance the yield of embedded memories. We propose an efficient BIRA algorithm to achieve the optimal repair rate with a very short analysis time and low hardware cost. The proposed algorithm can significantly reduce the number of backtracks in the exhaustive search algorithm: it uses early termination based on the number of orthogonal faulty cells and fault classification in fault collection. Experimental results show that the proposed BIRA methodology can achieve optimal repair rate with low hardware overhead and short analysis time, as compared to previous BIRA methods.

UR - http://www.scopus.com/inward/record.url?scp=77953857283&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77953857283&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2010.2044846

DO - 10.1109/TCAD.2010.2044846

M3 - Article

AN - SCOPUS:77953857283

VL - 29

SP - 1130

EP - 1135

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 7

M1 - 5487466

ER -