EXTREME: Exploiting page table for reducing refresh power of 3D-stacked DRAM memory

Ho Hyun Shin, Young Min Park, Duheon Choi, Byoung Jin Kim, Dae Hyung Cho, Eui Young Chung

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

For future exascale computing systems, ultra-high-density memories would be required that consume low power to process massive data. Of the various memory devices, 3D-stacked DRAMs using TSVs are a perfect solution for this purposes. In addition to providing high capacity, these provide functional flexibility to the computing system by attaching a logic die in each 3D-stacked DRAM chip. However, the high capacity 3D-stacked DRAMs suffer from a significant loss of refresh power, which is solely required to maintain data. Although various schemes have been proposed to mitigate this issue, they cannot be adopted by commercial products due to compatibility issues. To tackle this issue, we propose EXTREME, which effectively reduces the refresh power of 3D-Stacked DRAMs. In order to retain the compatibility with OS, a simple page table manager is implemented at the logic die of 3D-stacked DRAM devices, which pins the page table to a specific memory space. The experiment results demonstrate that this reduces the refresh power at idle time by up to 98 percent with 16 KB of SRAM (static RAM) and 64 KB of DRAM register overhead for a 2 GB 3D-stacked DRAM device.

Original languageEnglish
Pages (from-to)32-44
Number of pages13
JournalIEEE Transactions on Computers
Volume67
Issue number1
DOIs
Publication statusPublished - 2018 Jan

Fingerprint

Dynamic random access storage
Table
Data storage equipment
Compatibility
Die
Logic
Computing
Percent
Chip
Flexibility
Random access storage
Demonstrate
Experiment
Managers
Computer systems

All Science Journal Classification (ASJC) codes

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

Shin, Ho Hyun ; Park, Young Min ; Choi, Duheon ; Kim, Byoung Jin ; Cho, Dae Hyung ; Chung, Eui Young. / EXTREME : Exploiting page table for reducing refresh power of 3D-stacked DRAM memory. In: IEEE Transactions on Computers. 2018 ; Vol. 67, No. 1. pp. 32-44.
@article{8c535669fadf4847a77aa603f05563ea,
title = "EXTREME: Exploiting page table for reducing refresh power of 3D-stacked DRAM memory",
abstract = "For future exascale computing systems, ultra-high-density memories would be required that consume low power to process massive data. Of the various memory devices, 3D-stacked DRAMs using TSVs are a perfect solution for this purposes. In addition to providing high capacity, these provide functional flexibility to the computing system by attaching a logic die in each 3D-stacked DRAM chip. However, the high capacity 3D-stacked DRAMs suffer from a significant loss of refresh power, which is solely required to maintain data. Although various schemes have been proposed to mitigate this issue, they cannot be adopted by commercial products due to compatibility issues. To tackle this issue, we propose EXTREME, which effectively reduces the refresh power of 3D-Stacked DRAMs. In order to retain the compatibility with OS, a simple page table manager is implemented at the logic die of 3D-stacked DRAM devices, which pins the page table to a specific memory space. The experiment results demonstrate that this reduces the refresh power at idle time by up to 98 percent with 16 KB of SRAM (static RAM) and 64 KB of DRAM register overhead for a 2 GB 3D-stacked DRAM device.",
author = "Shin, {Ho Hyun} and Park, {Young Min} and Duheon Choi and Kim, {Byoung Jin} and Cho, {Dae Hyung} and Chung, {Eui Young}",
year = "2018",
month = "1",
doi = "10.1109/TC.2017.2723392",
language = "English",
volume = "67",
pages = "32--44",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "1",

}

EXTREME : Exploiting page table for reducing refresh power of 3D-stacked DRAM memory. / Shin, Ho Hyun; Park, Young Min; Choi, Duheon; Kim, Byoung Jin; Cho, Dae Hyung; Chung, Eui Young.

In: IEEE Transactions on Computers, Vol. 67, No. 1, 01.2018, p. 32-44.

Research output: Contribution to journalArticle

TY - JOUR

T1 - EXTREME

T2 - Exploiting page table for reducing refresh power of 3D-stacked DRAM memory

AU - Shin, Ho Hyun

AU - Park, Young Min

AU - Choi, Duheon

AU - Kim, Byoung Jin

AU - Cho, Dae Hyung

AU - Chung, Eui Young

PY - 2018/1

Y1 - 2018/1

N2 - For future exascale computing systems, ultra-high-density memories would be required that consume low power to process massive data. Of the various memory devices, 3D-stacked DRAMs using TSVs are a perfect solution for this purposes. In addition to providing high capacity, these provide functional flexibility to the computing system by attaching a logic die in each 3D-stacked DRAM chip. However, the high capacity 3D-stacked DRAMs suffer from a significant loss of refresh power, which is solely required to maintain data. Although various schemes have been proposed to mitigate this issue, they cannot be adopted by commercial products due to compatibility issues. To tackle this issue, we propose EXTREME, which effectively reduces the refresh power of 3D-Stacked DRAMs. In order to retain the compatibility with OS, a simple page table manager is implemented at the logic die of 3D-stacked DRAM devices, which pins the page table to a specific memory space. The experiment results demonstrate that this reduces the refresh power at idle time by up to 98 percent with 16 KB of SRAM (static RAM) and 64 KB of DRAM register overhead for a 2 GB 3D-stacked DRAM device.

AB - For future exascale computing systems, ultra-high-density memories would be required that consume low power to process massive data. Of the various memory devices, 3D-stacked DRAMs using TSVs are a perfect solution for this purposes. In addition to providing high capacity, these provide functional flexibility to the computing system by attaching a logic die in each 3D-stacked DRAM chip. However, the high capacity 3D-stacked DRAMs suffer from a significant loss of refresh power, which is solely required to maintain data. Although various schemes have been proposed to mitigate this issue, they cannot be adopted by commercial products due to compatibility issues. To tackle this issue, we propose EXTREME, which effectively reduces the refresh power of 3D-Stacked DRAMs. In order to retain the compatibility with OS, a simple page table manager is implemented at the logic die of 3D-stacked DRAM devices, which pins the page table to a specific memory space. The experiment results demonstrate that this reduces the refresh power at idle time by up to 98 percent with 16 KB of SRAM (static RAM) and 64 KB of DRAM register overhead for a 2 GB 3D-stacked DRAM device.

UR - http://www.scopus.com/inward/record.url?scp=85022217340&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85022217340&partnerID=8YFLogxK

U2 - 10.1109/TC.2017.2723392

DO - 10.1109/TC.2017.2723392

M3 - Article

AN - SCOPUS:85022217340

VL - 67

SP - 32

EP - 44

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 1

ER -