Fast floating-point normalisation unit realised using NOR planes

Kyung Nam Han; Sang Wook Han; Euisik Yoon

doi:10.1049/el:20020555

Fast floating-point normalisation unit realised using NOR planes

Kyung Nam Han, Sang Wook Han, Euisik Yoon

Yonsei Advanced Science Institute

Research output: Contribution to journal › Article › peer-review

Abstract

A new floating-point (FP) normalisation unit scheme is presented, that achieves enhanced performance by merging a leading zero counter (LZC) and a normalisation shifter. The LZC and the shift decoder are combined by using NOR planes to generate control signals directly to the normalisation shifter. The chip has been fabricated with a five-metal 0.18 μm CMOS process and performs the 64 bit FP normalisation within 1.4 ns.

Original language	English
Pages (from-to)	857-858
Number of pages	2
Journal	Electronics Letters
Volume	38
Issue number	16
DOIs	https://doi.org/10.1049/el:20020555
Publication status	Published - 2002 Aug 1

All Science Journal Classification (ASJC) codes

Electrical and Electronic Engineering

Access to Document

10.1049/el:20020555

Cite this

@article{9bd6eae0b4ae4a2a833e06f6d7f4756e,

title = "Fast floating-point normalisation unit realised using NOR planes",

abstract = "A new floating-point (FP) normalisation unit scheme is presented, that achieves enhanced performance by merging a leading zero counter (LZC) and a normalisation shifter. The LZC and the shift decoder are combined by using NOR planes to generate control signals directly to the normalisation shifter. The chip has been fabricated with a five-metal 0.18 μm CMOS process and performs the 64 bit FP normalisation within 1.4 ns.",

author = "Han, {Kyung Nam} and Han, {Sang Wook} and Euisik Yoon",

year = "2002",

month = aug,

day = "1",

doi = "10.1049/el:20020555",

language = "English",

volume = "38",

pages = "857--858",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "16",

}

TY - JOUR

T1 - Fast floating-point normalisation unit realised using NOR planes

AU - Han, Kyung Nam

AU - Han, Sang Wook

AU - Yoon, Euisik

PY - 2002/8/1

Y1 - 2002/8/1

N2 - A new floating-point (FP) normalisation unit scheme is presented, that achieves enhanced performance by merging a leading zero counter (LZC) and a normalisation shifter. The LZC and the shift decoder are combined by using NOR planes to generate control signals directly to the normalisation shifter. The chip has been fabricated with a five-metal 0.18 μm CMOS process and performs the 64 bit FP normalisation within 1.4 ns.

AB - A new floating-point (FP) normalisation unit scheme is presented, that achieves enhanced performance by merging a leading zero counter (LZC) and a normalisation shifter. The LZC and the shift decoder are combined by using NOR planes to generate control signals directly to the normalisation shifter. The chip has been fabricated with a five-metal 0.18 μm CMOS process and performs the 64 bit FP normalisation within 1.4 ns.

UR - http://www.scopus.com/inward/record.url?scp=0036683794&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036683794&partnerID=8YFLogxK

U2 - 10.1049/el:20020555

DO - 10.1049/el:20020555

M3 - Article

AN - SCOPUS:0036683794

VL - 38

SP - 857

EP - 858

JO - Electronics Letters

JF - Electronics Letters

SN - 0013-5194

IS - 16

ER -

Fast floating-point normalisation unit realised using NOR planes

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this