FPGA power estimation simulator for dynamic input data

Taehee You, Jeongbin Kim, Minyoung Im, Eui-Young Chung

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

As the availability of field-programmable gate arrays (FPGAS) increases, the importance of their power management has become crucial. For an efficient power management scheme, an accurate power estimation is required. The power consumption of FPGAS differs depending on the input, and previous power estimation methods have limitations which make it difficult to predict the input patterns which affect the power consumption of FPGA. Therefore, we propose a simulator which is able to estimate the power in consideration of input data. It estimates the power consumption more accurately at a minute level. From the result of experiment, we identify that there is a great gap on power estimation between previous methods and the proposed one.

Original languageEnglish
Title of host publicationISOCC 2016 - International SoC Design Conference
Subtitle of host publicationSmart SoC for Intelligent Things
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages355-356
Number of pages2
ISBN (Electronic)9781467393089
DOIs
Publication statusPublished - 2016 Dec 27
Event13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of
Duration: 2016 Oct 232016 Oct 26

Publication series

NameISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

Other

Other13th International SoC Design Conference, ISOCC 2016
CountryKorea, Republic of
CityJeju
Period16/10/2316/10/26

Fingerprint

simulators
Field programmable gate arrays (FPGA)
Electric power utilization
field-programmable gate arrays
Simulators
estimates
availability
Availability
Experiments
Power management

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

You, T., Kim, J., Im, M., & Chung, E-Y. (2016). FPGA power estimation simulator for dynamic input data. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things (pp. 355-356). [7799824] (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2016.7799824
You, Taehee ; Kim, Jeongbin ; Im, Minyoung ; Chung, Eui-Young. / FPGA power estimation simulator for dynamic input data. ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 355-356 (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things).
@inproceedings{4051be9293094a35bf9abed51bc4b215,
title = "FPGA power estimation simulator for dynamic input data",
abstract = "As the availability of field-programmable gate arrays (FPGAS) increases, the importance of their power management has become crucial. For an efficient power management scheme, an accurate power estimation is required. The power consumption of FPGAS differs depending on the input, and previous power estimation methods have limitations which make it difficult to predict the input patterns which affect the power consumption of FPGA. Therefore, we propose a simulator which is able to estimate the power in consideration of input data. It estimates the power consumption more accurately at a minute level. From the result of experiment, we identify that there is a great gap on power estimation between previous methods and the proposed one.",
author = "Taehee You and Jeongbin Kim and Minyoung Im and Eui-Young Chung",
year = "2016",
month = "12",
day = "27",
doi = "10.1109/ISOCC.2016.7799824",
language = "English",
series = "ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "355--356",
booktitle = "ISOCC 2016 - International SoC Design Conference",
address = "United States",

}

You, T, Kim, J, Im, M & Chung, E-Y 2016, FPGA power estimation simulator for dynamic input data. in ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things., 7799824, ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things, Institute of Electrical and Electronics Engineers Inc., pp. 355-356, 13th International SoC Design Conference, ISOCC 2016, Jeju, Korea, Republic of, 16/10/23. https://doi.org/10.1109/ISOCC.2016.7799824

FPGA power estimation simulator for dynamic input data. / You, Taehee; Kim, Jeongbin; Im, Minyoung; Chung, Eui-Young.

ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. p. 355-356 7799824 (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - FPGA power estimation simulator for dynamic input data

AU - You, Taehee

AU - Kim, Jeongbin

AU - Im, Minyoung

AU - Chung, Eui-Young

PY - 2016/12/27

Y1 - 2016/12/27

N2 - As the availability of field-programmable gate arrays (FPGAS) increases, the importance of their power management has become crucial. For an efficient power management scheme, an accurate power estimation is required. The power consumption of FPGAS differs depending on the input, and previous power estimation methods have limitations which make it difficult to predict the input patterns which affect the power consumption of FPGA. Therefore, we propose a simulator which is able to estimate the power in consideration of input data. It estimates the power consumption more accurately at a minute level. From the result of experiment, we identify that there is a great gap on power estimation between previous methods and the proposed one.

AB - As the availability of field-programmable gate arrays (FPGAS) increases, the importance of their power management has become crucial. For an efficient power management scheme, an accurate power estimation is required. The power consumption of FPGAS differs depending on the input, and previous power estimation methods have limitations which make it difficult to predict the input patterns which affect the power consumption of FPGA. Therefore, we propose a simulator which is able to estimate the power in consideration of input data. It estimates the power consumption more accurately at a minute level. From the result of experiment, we identify that there is a great gap on power estimation between previous methods and the proposed one.

UR - http://www.scopus.com/inward/record.url?scp=85010380243&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010380243&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2016.7799824

DO - 10.1109/ISOCC.2016.7799824

M3 - Conference contribution

T3 - ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

SP - 355

EP - 356

BT - ISOCC 2016 - International SoC Design Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

You T, Kim J, Im M, Chung E-Y. FPGA power estimation simulator for dynamic input data. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc. 2016. p. 355-356. 7799824. (ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things). https://doi.org/10.1109/ISOCC.2016.7799824