Fully pipelined hardware implementation of 128-bit SEED block cipher algorithm

Jaeyoung Yi, Karam Park, Joonseok Park, Won Woo Ro

Research output: Contribution to journalConference article

4 Citations (Scopus)

Abstract

As the need for information security increases in our everyday life, the job of encoding/decoding for secure information delivery becomes a critical issue in data network systems. High-speed data encoding for cryptography is required especially when sending a large amount of important data with highspeed transmission. In order to accomplish the procedure more efficiently, previous research focused on implementing existing algorithms using hardware accelerators. In this paper, we discuss and propose the FPGA implementation of the SEED block cipher algorithm, which is a Korean national industrial association standard for secured systems. Our implementation, which is written in Verilog HDL, is synthesized and tested on a Virtex-V XC5LX110T FPGA device. Our results show that the proposed fully pipelined design achieves high throughput and can support as high as 6.4 Gbps network speed. Compared to a full software implementation on the Intel Core 2 Duo 2.53 GHz processor, our implementation provides 34 times higher performance in terms of encoding/decoding throughput.

Original languageEnglish
Pages (from-to)181-192
Number of pages12
JournalLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume5453
DOIs
Publication statusPublished - 2009 Jun 19
Event5th International Workshop of Applied Reconfigurable Computing, ARC 2009 - Karlsruhe, United States
Duration: 2009 Mar 162009 Mar 18

Fingerprint

Block Cipher
Hardware Implementation
Decoding
Field programmable gate arrays (FPGA)
Encoding
Throughput
Hardware
Computer hardware description languages
High Speed
Security of data
Cryptography
Hardware Accelerator
Particle accelerators
FPGA Implementation
Information Security
Field Programmable Gate Array
High Throughput
High Performance
Software

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

@article{43a346661121420aa04241c2f779b390,
title = "Fully pipelined hardware implementation of 128-bit SEED block cipher algorithm",
abstract = "As the need for information security increases in our everyday life, the job of encoding/decoding for secure information delivery becomes a critical issue in data network systems. High-speed data encoding for cryptography is required especially when sending a large amount of important data with highspeed transmission. In order to accomplish the procedure more efficiently, previous research focused on implementing existing algorithms using hardware accelerators. In this paper, we discuss and propose the FPGA implementation of the SEED block cipher algorithm, which is a Korean national industrial association standard for secured systems. Our implementation, which is written in Verilog HDL, is synthesized and tested on a Virtex-V XC5LX110T FPGA device. Our results show that the proposed fully pipelined design achieves high throughput and can support as high as 6.4 Gbps network speed. Compared to a full software implementation on the Intel Core 2 Duo 2.53 GHz processor, our implementation provides 34 times higher performance in terms of encoding/decoding throughput.",
author = "Jaeyoung Yi and Karam Park and Joonseok Park and Ro, {Won Woo}",
year = "2009",
month = "6",
day = "19",
doi = "10.1007/978-3-642-00641-8_19",
language = "English",
volume = "5453",
pages = "181--192",
journal = "Lecture Notes in Computer Science",
issn = "0302-9743",
publisher = "Springer Verlag",

}

TY - JOUR

T1 - Fully pipelined hardware implementation of 128-bit SEED block cipher algorithm

AU - Yi, Jaeyoung

AU - Park, Karam

AU - Park, Joonseok

AU - Ro, Won Woo

PY - 2009/6/19

Y1 - 2009/6/19

N2 - As the need for information security increases in our everyday life, the job of encoding/decoding for secure information delivery becomes a critical issue in data network systems. High-speed data encoding for cryptography is required especially when sending a large amount of important data with highspeed transmission. In order to accomplish the procedure more efficiently, previous research focused on implementing existing algorithms using hardware accelerators. In this paper, we discuss and propose the FPGA implementation of the SEED block cipher algorithm, which is a Korean national industrial association standard for secured systems. Our implementation, which is written in Verilog HDL, is synthesized and tested on a Virtex-V XC5LX110T FPGA device. Our results show that the proposed fully pipelined design achieves high throughput and can support as high as 6.4 Gbps network speed. Compared to a full software implementation on the Intel Core 2 Duo 2.53 GHz processor, our implementation provides 34 times higher performance in terms of encoding/decoding throughput.

AB - As the need for information security increases in our everyday life, the job of encoding/decoding for secure information delivery becomes a critical issue in data network systems. High-speed data encoding for cryptography is required especially when sending a large amount of important data with highspeed transmission. In order to accomplish the procedure more efficiently, previous research focused on implementing existing algorithms using hardware accelerators. In this paper, we discuss and propose the FPGA implementation of the SEED block cipher algorithm, which is a Korean national industrial association standard for secured systems. Our implementation, which is written in Verilog HDL, is synthesized and tested on a Virtex-V XC5LX110T FPGA device. Our results show that the proposed fully pipelined design achieves high throughput and can support as high as 6.4 Gbps network speed. Compared to a full software implementation on the Intel Core 2 Duo 2.53 GHz processor, our implementation provides 34 times higher performance in terms of encoding/decoding throughput.

UR - http://www.scopus.com/inward/record.url?scp=67149090606&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=67149090606&partnerID=8YFLogxK

U2 - 10.1007/978-3-642-00641-8_19

DO - 10.1007/978-3-642-00641-8_19

M3 - Conference article

VL - 5453

SP - 181

EP - 192

JO - Lecture Notes in Computer Science

JF - Lecture Notes in Computer Science

SN - 0302-9743

ER -