Fully programmable memory BIST for commodity DRAMs

Ilwoong Kim, Woosik Jeong, Dongho Kang, Sungho Kang

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

To accomplish a high-speed test on low-speed automatic test equipment (ATE), a new instruction-based fully programmable memory built-in self-Test (BIST) is proposed. The proposed memory BIST generates a highspeed internal clock signal by multiplying an external lowspeed clock signal from an ATE by a clock multiplier embedded in a DRAM. For maximum programmability and small area overhead, the proposed memory BIST stores the unique sets of instructions and corresponding test sequences that are implicit within the test algorithms that it receives from an external ATE. The proposed memory BIST is managed by an external ATE on-The-fly to perform complicated and hard-To-implement functions, such as loop operations and refresh-interrupts. Therefore, the proposed memory BIST has a simple hardware structure compared to conventional memory BIST schemes. The proposed memory BIST is a practical test solution for reducing the overall test cost for the mass production of commodity DDRx SDRAMs.

Original languageEnglish
Pages (from-to)787-792
Number of pages6
JournalETRI Journal
Volume37
Issue number4
DOIs
Publication statusPublished - 2015 Aug 1

Fingerprint

Built-in self test
Dynamic random access storage
Data storage equipment
Clocks
Computer hardware
Costs

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Computer Science(all)
  • Electrical and Electronic Engineering

Cite this

Kim, Ilwoong ; Jeong, Woosik ; Kang, Dongho ; Kang, Sungho. / Fully programmable memory BIST for commodity DRAMs. In: ETRI Journal. 2015 ; Vol. 37, No. 4. pp. 787-792.
@article{48a3b847d0aa4f5e8bda5c92c708b231,
title = "Fully programmable memory BIST for commodity DRAMs",
abstract = "To accomplish a high-speed test on low-speed automatic test equipment (ATE), a new instruction-based fully programmable memory built-in self-Test (BIST) is proposed. The proposed memory BIST generates a highspeed internal clock signal by multiplying an external lowspeed clock signal from an ATE by a clock multiplier embedded in a DRAM. For maximum programmability and small area overhead, the proposed memory BIST stores the unique sets of instructions and corresponding test sequences that are implicit within the test algorithms that it receives from an external ATE. The proposed memory BIST is managed by an external ATE on-The-fly to perform complicated and hard-To-implement functions, such as loop operations and refresh-interrupts. Therefore, the proposed memory BIST has a simple hardware structure compared to conventional memory BIST schemes. The proposed memory BIST is a practical test solution for reducing the overall test cost for the mass production of commodity DDRx SDRAMs.",
author = "Ilwoong Kim and Woosik Jeong and Dongho Kang and Sungho Kang",
year = "2015",
month = "8",
day = "1",
doi = "10.4218/etrij.15.0115.0040",
language = "English",
volume = "37",
pages = "787--792",
journal = "ETRI Journal",
issn = "1225-6463",
publisher = "ETRI",
number = "4",

}

Fully programmable memory BIST for commodity DRAMs. / Kim, Ilwoong; Jeong, Woosik; Kang, Dongho; Kang, Sungho.

In: ETRI Journal, Vol. 37, No. 4, 01.08.2015, p. 787-792.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Fully programmable memory BIST for commodity DRAMs

AU - Kim, Ilwoong

AU - Jeong, Woosik

AU - Kang, Dongho

AU - Kang, Sungho

PY - 2015/8/1

Y1 - 2015/8/1

N2 - To accomplish a high-speed test on low-speed automatic test equipment (ATE), a new instruction-based fully programmable memory built-in self-Test (BIST) is proposed. The proposed memory BIST generates a highspeed internal clock signal by multiplying an external lowspeed clock signal from an ATE by a clock multiplier embedded in a DRAM. For maximum programmability and small area overhead, the proposed memory BIST stores the unique sets of instructions and corresponding test sequences that are implicit within the test algorithms that it receives from an external ATE. The proposed memory BIST is managed by an external ATE on-The-fly to perform complicated and hard-To-implement functions, such as loop operations and refresh-interrupts. Therefore, the proposed memory BIST has a simple hardware structure compared to conventional memory BIST schemes. The proposed memory BIST is a practical test solution for reducing the overall test cost for the mass production of commodity DDRx SDRAMs.

AB - To accomplish a high-speed test on low-speed automatic test equipment (ATE), a new instruction-based fully programmable memory built-in self-Test (BIST) is proposed. The proposed memory BIST generates a highspeed internal clock signal by multiplying an external lowspeed clock signal from an ATE by a clock multiplier embedded in a DRAM. For maximum programmability and small area overhead, the proposed memory BIST stores the unique sets of instructions and corresponding test sequences that are implicit within the test algorithms that it receives from an external ATE. The proposed memory BIST is managed by an external ATE on-The-fly to perform complicated and hard-To-implement functions, such as loop operations and refresh-interrupts. Therefore, the proposed memory BIST has a simple hardware structure compared to conventional memory BIST schemes. The proposed memory BIST is a practical test solution for reducing the overall test cost for the mass production of commodity DDRx SDRAMs.

UR - http://www.scopus.com/inward/record.url?scp=84938369527&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84938369527&partnerID=8YFLogxK

U2 - 10.4218/etrij.15.0115.0040

DO - 10.4218/etrij.15.0115.0040

M3 - Article

AN - SCOPUS:84938369527

VL - 37

SP - 787

EP - 792

JO - ETRI Journal

JF - ETRI Journal

SN - 1225-6463

IS - 4

ER -