Hardware design of motion data decoding process for H.264/AVC

Kiwon Yoo, Kwanghoon Sohn

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

In H.264/AVC, motion data can be basically derived by the following two schemes: one is a typical spatial prediction scheme based on the DPCM and the other is a sophisticated spatiotemporal prediction scheme for the skipped motion data, formally referred to as a direct mode. We verified through instruction level profiling that when these schemes are combined with various H.264/AVC coding techniques, the computational burden to derive the motion data could be considerably aggravated. Specifically, its computational complexity amounts to maximally 55% of that of the overall syntax parsing process. In this paper, we aim at an efficient hardware design of the motion data decoding process for H.264/AVC, for which all the key design considerations are addressed in detail and respective rational answers are presented. As comparing the resulting hardware design with the processor-based solution, its effectiveness was clearly demonstrated. The proposed design was implemented with 43.2 K logic gates and three on-chip memories of 3584 bits using Samsung Semiconductor's Standard Cell Library in 65 nm L6LP process technology (SS65LP), and was capable of operating the H.264/AVC high-profile video bitstream of 1080p@60fps at 100 MHz consuming 843 μW. Crown

Original languageEnglish
Pages (from-to)208-223
Number of pages16
JournalSignal Processing: Image Communication
Volume25
Issue number3
DOIs
Publication statusPublished - 2010 Mar 1

Fingerprint

Decoding
Hardware
Logic gates
Computational complexity
Semiconductor materials
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Signal Processing
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering

Cite this

@article{85a2db3c3dc144d4808893b48aafc0bb,
title = "Hardware design of motion data decoding process for H.264/AVC",
abstract = "In H.264/AVC, motion data can be basically derived by the following two schemes: one is a typical spatial prediction scheme based on the DPCM and the other is a sophisticated spatiotemporal prediction scheme for the skipped motion data, formally referred to as a direct mode. We verified through instruction level profiling that when these schemes are combined with various H.264/AVC coding techniques, the computational burden to derive the motion data could be considerably aggravated. Specifically, its computational complexity amounts to maximally 55{\%} of that of the overall syntax parsing process. In this paper, we aim at an efficient hardware design of the motion data decoding process for H.264/AVC, for which all the key design considerations are addressed in detail and respective rational answers are presented. As comparing the resulting hardware design with the processor-based solution, its effectiveness was clearly demonstrated. The proposed design was implemented with 43.2 K logic gates and three on-chip memories of 3584 bits using Samsung Semiconductor's Standard Cell Library in 65 nm L6LP process technology (SS65LP), and was capable of operating the H.264/AVC high-profile video bitstream of 1080p@60fps at 100 MHz consuming 843 μW. Crown",
author = "Kiwon Yoo and Kwanghoon Sohn",
year = "2010",
month = "3",
day = "1",
doi = "10.1016/j.image.2009.12.001",
language = "English",
volume = "25",
pages = "208--223",
journal = "Signal Processing: Image Communication",
issn = "0923-5965",
publisher = "Elsevier",
number = "3",

}

Hardware design of motion data decoding process for H.264/AVC. / Yoo, Kiwon; Sohn, Kwanghoon.

In: Signal Processing: Image Communication, Vol. 25, No. 3, 01.03.2010, p. 208-223.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Hardware design of motion data decoding process for H.264/AVC

AU - Yoo, Kiwon

AU - Sohn, Kwanghoon

PY - 2010/3/1

Y1 - 2010/3/1

N2 - In H.264/AVC, motion data can be basically derived by the following two schemes: one is a typical spatial prediction scheme based on the DPCM and the other is a sophisticated spatiotemporal prediction scheme for the skipped motion data, formally referred to as a direct mode. We verified through instruction level profiling that when these schemes are combined with various H.264/AVC coding techniques, the computational burden to derive the motion data could be considerably aggravated. Specifically, its computational complexity amounts to maximally 55% of that of the overall syntax parsing process. In this paper, we aim at an efficient hardware design of the motion data decoding process for H.264/AVC, for which all the key design considerations are addressed in detail and respective rational answers are presented. As comparing the resulting hardware design with the processor-based solution, its effectiveness was clearly demonstrated. The proposed design was implemented with 43.2 K logic gates and three on-chip memories of 3584 bits using Samsung Semiconductor's Standard Cell Library in 65 nm L6LP process technology (SS65LP), and was capable of operating the H.264/AVC high-profile video bitstream of 1080p@60fps at 100 MHz consuming 843 μW. Crown

AB - In H.264/AVC, motion data can be basically derived by the following two schemes: one is a typical spatial prediction scheme based on the DPCM and the other is a sophisticated spatiotemporal prediction scheme for the skipped motion data, formally referred to as a direct mode. We verified through instruction level profiling that when these schemes are combined with various H.264/AVC coding techniques, the computational burden to derive the motion data could be considerably aggravated. Specifically, its computational complexity amounts to maximally 55% of that of the overall syntax parsing process. In this paper, we aim at an efficient hardware design of the motion data decoding process for H.264/AVC, for which all the key design considerations are addressed in detail and respective rational answers are presented. As comparing the resulting hardware design with the processor-based solution, its effectiveness was clearly demonstrated. The proposed design was implemented with 43.2 K logic gates and three on-chip memories of 3584 bits using Samsung Semiconductor's Standard Cell Library in 65 nm L6LP process technology (SS65LP), and was capable of operating the H.264/AVC high-profile video bitstream of 1080p@60fps at 100 MHz consuming 843 μW. Crown

UR - http://www.scopus.com/inward/record.url?scp=77249155092&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77249155092&partnerID=8YFLogxK

U2 - 10.1016/j.image.2009.12.001

DO - 10.1016/j.image.2009.12.001

M3 - Article

VL - 25

SP - 208

EP - 223

JO - Signal Processing: Image Communication

JF - Signal Processing: Image Communication

SN - 0923-5965

IS - 3

ER -