Hardware-Efficient Built-In Redundancy Analysis for Memory with Various Spares

Jooyoung Kim, Woosung Lee, Keewon Cho, Sungho Kang

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

Memory capacity continues to increase, and many semiconductor manufacturing companies are trying to stack memory dice for larger memory capacities. Therefore, built-in redundancy analysis (BIRA) is of utmost importance because the probability of fault occurrence increases with a larger memory capacity. A traditional spare structure that consists of simple rows and columns is somewhat inadequate for multiple memory blocks BIRA because the hardware overhead and spare allocation efficiency are degraded. The proposed BIRA uses various types of spares and can achieve a higher yield than a simple row and column spare structure. Herein, we propose a BIRA that can achieve an optimal repair rate using various spare types. The proposed analyzer can exhaustively search not only row and column spare types but also global and local spare types. In addition, this paper proposes a fault-storing content-addressable memory (CAM) structure. The proposed CAM is small and collects faults efficiently. The experimental results show a high repair rate with a small hardware overhead and a short analysis time.

Original languageEnglish
Article number7572978
Pages (from-to)844-856
Number of pages13
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume25
Issue number3
DOIs
Publication statusPublished - 2017 Mar 1

Fingerprint

Computer hardware
Redundancy
Data storage equipment
Associative storage
Repair
Semiconductor materials
Hardware
Industry

All Science Journal Classification (ASJC) codes

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

@article{a43a6ff9c9534ab78046387d9cf17ae3,
title = "Hardware-Efficient Built-In Redundancy Analysis for Memory with Various Spares",
abstract = "Memory capacity continues to increase, and many semiconductor manufacturing companies are trying to stack memory dice for larger memory capacities. Therefore, built-in redundancy analysis (BIRA) is of utmost importance because the probability of fault occurrence increases with a larger memory capacity. A traditional spare structure that consists of simple rows and columns is somewhat inadequate for multiple memory blocks BIRA because the hardware overhead and spare allocation efficiency are degraded. The proposed BIRA uses various types of spares and can achieve a higher yield than a simple row and column spare structure. Herein, we propose a BIRA that can achieve an optimal repair rate using various spare types. The proposed analyzer can exhaustively search not only row and column spare types but also global and local spare types. In addition, this paper proposes a fault-storing content-addressable memory (CAM) structure. The proposed CAM is small and collects faults efficiently. The experimental results show a high repair rate with a small hardware overhead and a short analysis time.",
author = "Jooyoung Kim and Woosung Lee and Keewon Cho and Sungho Kang",
year = "2017",
month = "3",
day = "1",
doi = "10.1109/TVLSI.2016.2606499",
language = "English",
volume = "25",
pages = "844--856",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "3",

}

Hardware-Efficient Built-In Redundancy Analysis for Memory with Various Spares. / Kim, Jooyoung; Lee, Woosung; Cho, Keewon; Kang, Sungho.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 25, No. 3, 7572978, 01.03.2017, p. 844-856.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Hardware-Efficient Built-In Redundancy Analysis for Memory with Various Spares

AU - Kim, Jooyoung

AU - Lee, Woosung

AU - Cho, Keewon

AU - Kang, Sungho

PY - 2017/3/1

Y1 - 2017/3/1

N2 - Memory capacity continues to increase, and many semiconductor manufacturing companies are trying to stack memory dice for larger memory capacities. Therefore, built-in redundancy analysis (BIRA) is of utmost importance because the probability of fault occurrence increases with a larger memory capacity. A traditional spare structure that consists of simple rows and columns is somewhat inadequate for multiple memory blocks BIRA because the hardware overhead and spare allocation efficiency are degraded. The proposed BIRA uses various types of spares and can achieve a higher yield than a simple row and column spare structure. Herein, we propose a BIRA that can achieve an optimal repair rate using various spare types. The proposed analyzer can exhaustively search not only row and column spare types but also global and local spare types. In addition, this paper proposes a fault-storing content-addressable memory (CAM) structure. The proposed CAM is small and collects faults efficiently. The experimental results show a high repair rate with a small hardware overhead and a short analysis time.

AB - Memory capacity continues to increase, and many semiconductor manufacturing companies are trying to stack memory dice for larger memory capacities. Therefore, built-in redundancy analysis (BIRA) is of utmost importance because the probability of fault occurrence increases with a larger memory capacity. A traditional spare structure that consists of simple rows and columns is somewhat inadequate for multiple memory blocks BIRA because the hardware overhead and spare allocation efficiency are degraded. The proposed BIRA uses various types of spares and can achieve a higher yield than a simple row and column spare structure. Herein, we propose a BIRA that can achieve an optimal repair rate using various spare types. The proposed analyzer can exhaustively search not only row and column spare types but also global and local spare types. In addition, this paper proposes a fault-storing content-addressable memory (CAM) structure. The proposed CAM is small and collects faults efficiently. The experimental results show a high repair rate with a small hardware overhead and a short analysis time.

UR - http://www.scopus.com/inward/record.url?scp=84988556582&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84988556582&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2016.2606499

DO - 10.1109/TVLSI.2016.2606499

M3 - Article

AN - SCOPUS:84988556582

VL - 25

SP - 844

EP - 856

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 3

M1 - 7572978

ER -