HART: A hybrid architecture for ray tracing animated scenes

Jae Ho Nah, Jin Woo Kim, Junho Park, Won Jong Lee, Jeong Soo Park, Seok Yoon Jung, Woo Chan Park, Dinesh Manocha, Tack-Don Han

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

We present a hybrid architecture, inspired by asynchronous BVH construction [1] , for ray tracing animated scenes. Our hybrid architecture utilizes heterogeneous hardware resources: dedicated ray-tracing hardware for BVH updates and ray traversal and a CPU for BVH reconstruction. We also present a traversal scheme using a primitive's axis-aligned bounding box (PrimAABB). This scheme reduces ray-primitive intersection tests by reusing existing BVH traversal units and the primAABB data for tree updates; it enables the use of shallow trees to reduce tree build times, tree sizes, and bus bandwidth requirements. Furthermore, we present a cache scheme that exploits consecutive memory access by reusing data in an L1 cache block. We perform cycle-accurate simulations to verify our architecture, and the simulation results indicate that the proposed architecture can achieve real-time Whitted ray tracing animated scenes at 1,920×1,200 resolution. This result comes from our high-performance hardware architecture and minimized resource requirements for tree updates.

Original languageEnglish
Article number6960897
Pages (from-to)389-401
Number of pages13
JournalIEEE Transactions on Visualization and Computer Graphics
Volume21
Issue number3
DOIs
Publication statusPublished - 2015 Mar 1

Fingerprint

Ray tracing
Hardware
Program processors
Bandwidth
Data storage equipment

All Science Journal Classification (ASJC) codes

  • Software
  • Signal Processing
  • Computer Vision and Pattern Recognition
  • Computer Graphics and Computer-Aided Design

Cite this

Nah, Jae Ho ; Kim, Jin Woo ; Park, Junho ; Lee, Won Jong ; Park, Jeong Soo ; Jung, Seok Yoon ; Park, Woo Chan ; Manocha, Dinesh ; Han, Tack-Don. / HART : A hybrid architecture for ray tracing animated scenes. In: IEEE Transactions on Visualization and Computer Graphics. 2015 ; Vol. 21, No. 3. pp. 389-401.
@article{2077cde73a9949e1b4ba82b268ce037c,
title = "HART: A hybrid architecture for ray tracing animated scenes",
abstract = "We present a hybrid architecture, inspired by asynchronous BVH construction [1] , for ray tracing animated scenes. Our hybrid architecture utilizes heterogeneous hardware resources: dedicated ray-tracing hardware for BVH updates and ray traversal and a CPU for BVH reconstruction. We also present a traversal scheme using a primitive's axis-aligned bounding box (PrimAABB). This scheme reduces ray-primitive intersection tests by reusing existing BVH traversal units and the primAABB data for tree updates; it enables the use of shallow trees to reduce tree build times, tree sizes, and bus bandwidth requirements. Furthermore, we present a cache scheme that exploits consecutive memory access by reusing data in an L1 cache block. We perform cycle-accurate simulations to verify our architecture, and the simulation results indicate that the proposed architecture can achieve real-time Whitted ray tracing animated scenes at 1,920×1,200 resolution. This result comes from our high-performance hardware architecture and minimized resource requirements for tree updates.",
author = "Nah, {Jae Ho} and Kim, {Jin Woo} and Junho Park and Lee, {Won Jong} and Park, {Jeong Soo} and Jung, {Seok Yoon} and Park, {Woo Chan} and Dinesh Manocha and Tack-Don Han",
year = "2015",
month = "3",
day = "1",
doi = "10.1109/TVCG.2014.2371855",
language = "English",
volume = "21",
pages = "389--401",
journal = "IEEE Transactions on Visualization and Computer Graphics",
issn = "1077-2626",
publisher = "IEEE Computer Society",
number = "3",

}

Nah, JH, Kim, JW, Park, J, Lee, WJ, Park, JS, Jung, SY, Park, WC, Manocha, D & Han, T-D 2015, 'HART: A hybrid architecture for ray tracing animated scenes', IEEE Transactions on Visualization and Computer Graphics, vol. 21, no. 3, 6960897, pp. 389-401. https://doi.org/10.1109/TVCG.2014.2371855

HART : A hybrid architecture for ray tracing animated scenes. / Nah, Jae Ho; Kim, Jin Woo; Park, Junho; Lee, Won Jong; Park, Jeong Soo; Jung, Seok Yoon; Park, Woo Chan; Manocha, Dinesh; Han, Tack-Don.

In: IEEE Transactions on Visualization and Computer Graphics, Vol. 21, No. 3, 6960897, 01.03.2015, p. 389-401.

Research output: Contribution to journalArticle

TY - JOUR

T1 - HART

T2 - A hybrid architecture for ray tracing animated scenes

AU - Nah, Jae Ho

AU - Kim, Jin Woo

AU - Park, Junho

AU - Lee, Won Jong

AU - Park, Jeong Soo

AU - Jung, Seok Yoon

AU - Park, Woo Chan

AU - Manocha, Dinesh

AU - Han, Tack-Don

PY - 2015/3/1

Y1 - 2015/3/1

N2 - We present a hybrid architecture, inspired by asynchronous BVH construction [1] , for ray tracing animated scenes. Our hybrid architecture utilizes heterogeneous hardware resources: dedicated ray-tracing hardware for BVH updates and ray traversal and a CPU for BVH reconstruction. We also present a traversal scheme using a primitive's axis-aligned bounding box (PrimAABB). This scheme reduces ray-primitive intersection tests by reusing existing BVH traversal units and the primAABB data for tree updates; it enables the use of shallow trees to reduce tree build times, tree sizes, and bus bandwidth requirements. Furthermore, we present a cache scheme that exploits consecutive memory access by reusing data in an L1 cache block. We perform cycle-accurate simulations to verify our architecture, and the simulation results indicate that the proposed architecture can achieve real-time Whitted ray tracing animated scenes at 1,920×1,200 resolution. This result comes from our high-performance hardware architecture and minimized resource requirements for tree updates.

AB - We present a hybrid architecture, inspired by asynchronous BVH construction [1] , for ray tracing animated scenes. Our hybrid architecture utilizes heterogeneous hardware resources: dedicated ray-tracing hardware for BVH updates and ray traversal and a CPU for BVH reconstruction. We also present a traversal scheme using a primitive's axis-aligned bounding box (PrimAABB). This scheme reduces ray-primitive intersection tests by reusing existing BVH traversal units and the primAABB data for tree updates; it enables the use of shallow trees to reduce tree build times, tree sizes, and bus bandwidth requirements. Furthermore, we present a cache scheme that exploits consecutive memory access by reusing data in an L1 cache block. We perform cycle-accurate simulations to verify our architecture, and the simulation results indicate that the proposed architecture can achieve real-time Whitted ray tracing animated scenes at 1,920×1,200 resolution. This result comes from our high-performance hardware architecture and minimized resource requirements for tree updates.

UR - http://www.scopus.com/inward/record.url?scp=84922569735&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84922569735&partnerID=8YFLogxK

U2 - 10.1109/TVCG.2014.2371855

DO - 10.1109/TVCG.2014.2371855

M3 - Article

AN - SCOPUS:84922569735

VL - 21

SP - 389

EP - 401

JO - IEEE Transactions on Visualization and Computer Graphics

JF - IEEE Transactions on Visualization and Computer Graphics

SN - 1077-2626

IS - 3

M1 - 6960897

ER -