High performance dynamic logic incorporating gate voltage controlled keeper structure for wide fan-in gates

Seong Ook Jung, Sung Mo Kang

Research output: Contribution to journalArticle

Abstract

The high-performance dynamic logic incroporating gate voltage controlled keeper structure for wide fan-in gates was presented. The keeper structure was proposed to optimize performance, noise- and skew-tolerance by controlling the gate voltage of the keeper transistor. Results showed that the proposed gate voltage controlled keeper improved the performance by 13.8% and 26.6% compared with the conventional keeper scheme for 16 and 32 bit wide fan-in dynamic gates.

Original languageEnglish
Pages (from-to)852-853
Number of pages2
JournalElectronics Letters
Volume38
Issue number16
DOIs
Publication statusPublished - 2002 Aug 1

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this