High Power Ku-Band T/R and SP4T Switches in SOI CMOS

Doojung Kim, Byung Wook Min

Research output: Contribution to journalArticle

Abstract

This paper presents silicon-on-insulation (SOI) CMOS T/R and SP4T switches with high-power handling capability. The CMOS transistors are stacked and their sources and drains are biased for the high-power handling capability. The TQ trench of 0.18-μm SOI CMOS process is properly placed to improve the substrate isolation between transistors. For the T/R switch, the measured insertion loss of Tx and Rx modes are <1.1 and<1.7 dB, respectively, in Ku-band (12–18 GHz). The measured isolation between Tx and Rx ports is>24 dB in the same frequency band. To author’s knowledge, this T/R switch shows the highest input 1-dB compression point of 34 dBm in Ku-band CMOS switches. The SP4T switch operates in DC-18 GHz, and the measured insertion loss and isolation are <2.4 and >19.5 dB, respectively, with the return loss of < –9.3 dB. This chip sizes are 0.11 mm2 for the T/R switch and 0.12 mm2 for the SP4T switch.

Original languageEnglish
Pages (from-to)728-739
Number of pages12
JournalJournal of Electromagnetic Waves and Applications
Volume30
Issue number6
DOIs
Publication statusPublished - 2016 Apr 12

Fingerprint

Silicon
insulation
Insulation
CMOS
switches
Switches
silicon
Insertion losses
insertion loss
isolation
Transistors
transistors
Frequency bands
direct current
chips
Substrates

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Physics and Astronomy(all)
  • Electrical and Electronic Engineering

Cite this

@article{586521b7fff7491480837f32067a2301,
title = "High Power Ku-Band T/R and SP4T Switches in SOI CMOS",
abstract = "This paper presents silicon-on-insulation (SOI) CMOS T/R and SP4T switches with high-power handling capability. The CMOS transistors are stacked and their sources and drains are biased for the high-power handling capability. The TQ trench of 0.18-μm SOI CMOS process is properly placed to improve the substrate isolation between transistors. For the T/R switch, the measured insertion loss of Tx and Rx modes are <1.1 and<1.7 dB, respectively, in Ku-band (12–18 GHz). The measured isolation between Tx and Rx ports is>24 dB in the same frequency band. To author’s knowledge, this T/R switch shows the highest input 1-dB compression point of 34 dBm in Ku-band CMOS switches. The SP4T switch operates in DC-18 GHz, and the measured insertion loss and isolation are <2.4 and >19.5 dB, respectively, with the return loss of < –9.3 dB. This chip sizes are 0.11 mm2 for the T/R switch and 0.12 mm2 for the SP4T switch.",
author = "Doojung Kim and Min, {Byung Wook}",
year = "2016",
month = "4",
day = "12",
doi = "10.1080/09205071.2016.1145077",
language = "English",
volume = "30",
pages = "728--739",
journal = "Journal of Electromagnetic Waves and Applications",
issn = "0920-5071",
publisher = "Taylor and Francis Ltd.",
number = "6",

}

High Power Ku-Band T/R and SP4T Switches in SOI CMOS. / Kim, Doojung; Min, Byung Wook.

In: Journal of Electromagnetic Waves and Applications, Vol. 30, No. 6, 12.04.2016, p. 728-739.

Research output: Contribution to journalArticle

TY - JOUR

T1 - High Power Ku-Band T/R and SP4T Switches in SOI CMOS

AU - Kim, Doojung

AU - Min, Byung Wook

PY - 2016/4/12

Y1 - 2016/4/12

N2 - This paper presents silicon-on-insulation (SOI) CMOS T/R and SP4T switches with high-power handling capability. The CMOS transistors are stacked and their sources and drains are biased for the high-power handling capability. The TQ trench of 0.18-μm SOI CMOS process is properly placed to improve the substrate isolation between transistors. For the T/R switch, the measured insertion loss of Tx and Rx modes are <1.1 and<1.7 dB, respectively, in Ku-band (12–18 GHz). The measured isolation between Tx and Rx ports is>24 dB in the same frequency band. To author’s knowledge, this T/R switch shows the highest input 1-dB compression point of 34 dBm in Ku-band CMOS switches. The SP4T switch operates in DC-18 GHz, and the measured insertion loss and isolation are <2.4 and >19.5 dB, respectively, with the return loss of < –9.3 dB. This chip sizes are 0.11 mm2 for the T/R switch and 0.12 mm2 for the SP4T switch.

AB - This paper presents silicon-on-insulation (SOI) CMOS T/R and SP4T switches with high-power handling capability. The CMOS transistors are stacked and their sources and drains are biased for the high-power handling capability. The TQ trench of 0.18-μm SOI CMOS process is properly placed to improve the substrate isolation between transistors. For the T/R switch, the measured insertion loss of Tx and Rx modes are <1.1 and<1.7 dB, respectively, in Ku-band (12–18 GHz). The measured isolation between Tx and Rx ports is>24 dB in the same frequency band. To author’s knowledge, this T/R switch shows the highest input 1-dB compression point of 34 dBm in Ku-band CMOS switches. The SP4T switch operates in DC-18 GHz, and the measured insertion loss and isolation are <2.4 and >19.5 dB, respectively, with the return loss of < –9.3 dB. This chip sizes are 0.11 mm2 for the T/R switch and 0.12 mm2 for the SP4T switch.

UR - http://www.scopus.com/inward/record.url?scp=84961212871&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84961212871&partnerID=8YFLogxK

U2 - 10.1080/09205071.2016.1145077

DO - 10.1080/09205071.2016.1145077

M3 - Article

AN - SCOPUS:84961212871

VL - 30

SP - 728

EP - 739

JO - Journal of Electromagnetic Waves and Applications

JF - Journal of Electromagnetic Waves and Applications

SN - 0920-5071

IS - 6

ER -