Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors

tae wook Kim, Bonkee Kim, Kwyro Lee

Research output: Contribution to journalArticle

234 Citations (Scopus)

Abstract

Highly linear receiver RF front-end adopting MOSFET transconductance linearization by linearly superposing several common-source FET transistors in parallel (multiple gated transistor, or MGTR), combined with some additional circuit techniques are reported. In MGTR circuitry, linearity is improved by using transconductance linearization which can be achieved by canceling the negative peak value of g″ m of the main transistor with the positive one in the auxiliary transistor having a different size and gate drive combined in parallel. This enhancement, however, is limited by the distortion originated from the combined influence of g′ m and harmonic feedback, which can greatly be reduced by the cascoding MGTR output for the amplifier and by the tuned load for the mixer. Experimental results designed using the above techniques show IIP 3 improvements at given power consumption by as much as 10 dB for CMOS low-noise amplifier at 900 MHz and 7 dB for Gilbert cell mixer at 2.4 GHz without sacrificing other features such as gain and noise figure.

Original languageEnglish
Pages (from-to)223-229
Number of pages7
JournalIEEE Journal of Solid-State Circuits
Volume39
Issue number1
DOIs
Publication statusPublished - 2004 Jan 1

Fingerprint

Transconductance
Linearization
Transistors
Low noise amplifiers
Noise figure
Field effect transistors
Electric power utilization
Feedback
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{4a70e731dfb643a59863a284e6583a5f,
title = "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors",
abstract = "Highly linear receiver RF front-end adopting MOSFET transconductance linearization by linearly superposing several common-source FET transistors in parallel (multiple gated transistor, or MGTR), combined with some additional circuit techniques are reported. In MGTR circuitry, linearity is improved by using transconductance linearization which can be achieved by canceling the negative peak value of g″ m of the main transistor with the positive one in the auxiliary transistor having a different size and gate drive combined in parallel. This enhancement, however, is limited by the distortion originated from the combined influence of g′ m and harmonic feedback, which can greatly be reduced by the cascoding MGTR output for the amplifier and by the tuned load for the mixer. Experimental results designed using the above techniques show IIP 3 improvements at given power consumption by as much as 10 dB for CMOS low-noise amplifier at 900 MHz and 7 dB for Gilbert cell mixer at 2.4 GHz without sacrificing other features such as gain and noise figure.",
author = "Kim, {tae wook} and Bonkee Kim and Kwyro Lee",
year = "2004",
month = "1",
day = "1",
doi = "10.1109/JSSC.2003.820843",
language = "English",
volume = "39",
pages = "223--229",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "1",

}

Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors. / Kim, tae wook; Kim, Bonkee; Lee, Kwyro.

In: IEEE Journal of Solid-State Circuits, Vol. 39, No. 1, 01.01.2004, p. 223-229.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors

AU - Kim, tae wook

AU - Kim, Bonkee

AU - Lee, Kwyro

PY - 2004/1/1

Y1 - 2004/1/1

N2 - Highly linear receiver RF front-end adopting MOSFET transconductance linearization by linearly superposing several common-source FET transistors in parallel (multiple gated transistor, or MGTR), combined with some additional circuit techniques are reported. In MGTR circuitry, linearity is improved by using transconductance linearization which can be achieved by canceling the negative peak value of g″ m of the main transistor with the positive one in the auxiliary transistor having a different size and gate drive combined in parallel. This enhancement, however, is limited by the distortion originated from the combined influence of g′ m and harmonic feedback, which can greatly be reduced by the cascoding MGTR output for the amplifier and by the tuned load for the mixer. Experimental results designed using the above techniques show IIP 3 improvements at given power consumption by as much as 10 dB for CMOS low-noise amplifier at 900 MHz and 7 dB for Gilbert cell mixer at 2.4 GHz without sacrificing other features such as gain and noise figure.

AB - Highly linear receiver RF front-end adopting MOSFET transconductance linearization by linearly superposing several common-source FET transistors in parallel (multiple gated transistor, or MGTR), combined with some additional circuit techniques are reported. In MGTR circuitry, linearity is improved by using transconductance linearization which can be achieved by canceling the negative peak value of g″ m of the main transistor with the positive one in the auxiliary transistor having a different size and gate drive combined in parallel. This enhancement, however, is limited by the distortion originated from the combined influence of g′ m and harmonic feedback, which can greatly be reduced by the cascoding MGTR output for the amplifier and by the tuned load for the mixer. Experimental results designed using the above techniques show IIP 3 improvements at given power consumption by as much as 10 dB for CMOS low-noise amplifier at 900 MHz and 7 dB for Gilbert cell mixer at 2.4 GHz without sacrificing other features such as gain and noise figure.

UR - http://www.scopus.com/inward/record.url?scp=0742303637&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0742303637&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2003.820843

DO - 10.1109/JSSC.2003.820843

M3 - Article

AN - SCOPUS:0742303637

VL - 39

SP - 223

EP - 229

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 1

ER -