Highly stable double-gate Ga-In-Zn-O thin-film transistor

Kyoung Seok Son; Ji Sim Jung; Kwang Hee Lee; Tae Sang Kim; Joon Seok Park; Keechan Park; Jang Yeon Kwon; Bonwon Koo; Sang Yoon Lee

doi:10.1109/LED.2010.2050294

Highly stable double-gate Ga-In-Zn-O thin-film transistor

Kyoung Seok Son, Ji Sim Jung, Kwang Hee Lee, Tae Sang Kim, Joon Seok Park, Keechan Park, Jang Yeon Kwon, Bonwon Koo, Sang Yoon Lee

School of Integrated Technology

Research output: Contribution to journal › Article › peer-review

40 Citations (Scopus)

Abstract

We report the electrical stability of double-gate (DG) Ga-In-Zn-O thin-film transistors (TFTs). The threshold voltage (V_T) shift of the DG TFT after 3 h of positivebias temperature stress (V_GS = +20 V, V _DS = +0.1 V, and Temperature = 60 °C) is as small as +2.7 V, while that of a conventional single-gate (SG) TFT is +6.6 V. The results of negative-bias temperature stress [(NBTS); V_GS =.20 V, V_DS = +10 V, and Temperature = 60 °C] are more dramatic: The VT shift of the DG TFT is only +0.1 V, whereas that of the SG TFT is.9.1 V. With backlight illumination, the VT shift of the SG TFT under the same NBTS becomes severe (.11.1 V). However, it remains as small as.0.7 V for the DG TFT.

Original language	English
Article number	5491056
Pages (from-to)	812-814
Number of pages	3
Journal	IEEE Electron Device Letters
Volume	31
Issue number	8
DOIs	https://doi.org/10.1109/LED.2010.2050294
Publication status	Published - 2010 Aug

All Science Journal Classification (ASJC) codes

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/LED.2010.2050294

Cite this

@article{52a87ec6e0d840449ec5f9a1e6d9f0d4,

title = "Highly stable double-gate Ga-In-Zn-O thin-film transistor",

abstract = "We report the electrical stability of double-gate (DG) Ga-In-Zn-O thin-film transistors (TFTs). The threshold voltage (VT) shift of the DG TFT after 3 h of positivebias temperature stress (VGS = +20 V, V DS = +0.1 V, and Temperature = 60 °C) is as small as +2.7 V, while that of a conventional single-gate (SG) TFT is +6.6 V. The results of negative-bias temperature stress [(NBTS); VGS =.20 V, VDS = +10 V, and Temperature = 60 °C] are more dramatic: The VT shift of the DG TFT is only +0.1 V, whereas that of the SG TFT is.9.1 V. With backlight illumination, the VT shift of the SG TFT under the same NBTS becomes severe (.11.1 V). However, it remains as small as.0.7 V for the DG TFT.",

author = "Son, {Kyoung Seok} and Jung, {Ji Sim} and Lee, {Kwang Hee} and Kim, {Tae Sang} and Park, {Joon Seok} and Keechan Park and Kwon, {Jang Yeon} and Bonwon Koo and Lee, {Sang Yoon}",

year = "2010",

month = aug,

doi = "10.1109/LED.2010.2050294",

language = "English",

volume = "31",

pages = "812--814",

journal = "IEEE Electron Device Letters",

issn = "0741-3106",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "8",

}

TY - JOUR

T1 - Highly stable double-gate Ga-In-Zn-O thin-film transistor

AU - Son, Kyoung Seok

AU - Jung, Ji Sim

AU - Lee, Kwang Hee

AU - Kim, Tae Sang

AU - Park, Joon Seok

AU - Park, Keechan

AU - Kwon, Jang Yeon

AU - Koo, Bonwon

AU - Lee, Sang Yoon

PY - 2010/8

Y1 - 2010/8

N2 - We report the electrical stability of double-gate (DG) Ga-In-Zn-O thin-film transistors (TFTs). The threshold voltage (VT) shift of the DG TFT after 3 h of positivebias temperature stress (VGS = +20 V, V DS = +0.1 V, and Temperature = 60 °C) is as small as +2.7 V, while that of a conventional single-gate (SG) TFT is +6.6 V. The results of negative-bias temperature stress [(NBTS); VGS =.20 V, VDS = +10 V, and Temperature = 60 °C] are more dramatic: The VT shift of the DG TFT is only +0.1 V, whereas that of the SG TFT is.9.1 V. With backlight illumination, the VT shift of the SG TFT under the same NBTS becomes severe (.11.1 V). However, it remains as small as.0.7 V for the DG TFT.

AB - We report the electrical stability of double-gate (DG) Ga-In-Zn-O thin-film transistors (TFTs). The threshold voltage (VT) shift of the DG TFT after 3 h of positivebias temperature stress (VGS = +20 V, V DS = +0.1 V, and Temperature = 60 °C) is as small as +2.7 V, while that of a conventional single-gate (SG) TFT is +6.6 V. The results of negative-bias temperature stress [(NBTS); VGS =.20 V, VDS = +10 V, and Temperature = 60 °C] are more dramatic: The VT shift of the DG TFT is only +0.1 V, whereas that of the SG TFT is.9.1 V. With backlight illumination, the VT shift of the SG TFT under the same NBTS becomes severe (.11.1 V). However, it remains as small as.0.7 V for the DG TFT.

UR - http://www.scopus.com/inward/record.url?scp=77955172950&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77955172950&partnerID=8YFLogxK

U2 - 10.1109/LED.2010.2050294

DO - 10.1109/LED.2010.2050294

M3 - Article

AN - SCOPUS:77955172950

VL - 31

SP - 812

EP - 814

JO - IEEE Electron Device Letters

JF - IEEE Electron Device Letters

SN - 0741-3106

IS - 8

M1 - 5491056

ER -

Highly stable double-gate Ga-In-Zn-O thin-film transistor

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Fingerprint

Cite this