Two head of line (HOL) packet arbitration mechanisms in an input buffered gigabit packet switch are proposed. These mechanisms have significant advantages in simple implementation while their performances still remain at acceptable levels.
|Number of pages||2|
|Publication status||Published - 1996 Oct 24|
All Science Journal Classification (ASJC) codes
- Electrical and Electronic Engineering