Invalid data-Aware coding to enhance the read performance of high-density flash memories

Wonil Choi, Myoungsoo Jung, Mahmut Kandemir

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

High bit-density flash memories such as Multi-Level Cell (MLC) and Triple-Level Cell (TLC) flash have become a norm, since doubling the cell bit-density can increase the storage capacity by 2X using the same number of cells. However, these high bit-density flash memories suffer from the read variation problem-e.g., the three kinds of bits (i.e., lower, middle, and upper bits) in a TLC cell have different read latencies; reading an upper bit takes a longer time than reading a middle bit, and reading a lower bit takes the minimum time. In this paper, we note that, in the conventional coding, the long read latencies of the middle and upper bits are not reduced even after the lower bit value is invalidated (i.e., no longer used). Motivated by this problem with the traditional coding, we propose a new coding technique, called Invalid Data-Aware (IDA) coding, which reduces the upper and middle bit read latencies close to the lower bit read latency when the lower bit becomes invalid. The main strategy the IDA coding employs is to merge the duplicated voltage states coming from the bit invalidation and reduce the number of (read) trials to identify the voltage state of a cell. To hide the performance and reliability degradation caused by the application of the IDA coding, we also propose to implement it as a part of the data refresh function, which is a fundamental operation in modern SSDs to keep its data safer and longer. With an extensive analysis of a TLC-based SSD using a variety of read-intensive workloads, we report that our IDA coding improves the read response times by 28%, on average; it is also quite effective in devices with different bit densities and timing parameters.

Original languageEnglish
Title of host publicationProceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018
PublisherIEEE Computer Society
Pages482-493
Number of pages12
ISBN (Electronic)9781538662403
DOIs
Publication statusPublished - 2018 Dec 12
Event51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018 - Fukuoka, Japan
Duration: 2018 Oct 202018 Oct 24

Publication series

NameProceedings of the Annual International Symposium on Microarchitecture, MICRO
Volume2018-October
ISSN (Print)1072-4451

Other

Other51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018
CountryJapan
CityFukuoka
Period18/10/2018/10/24

Fingerprint

Flash memory
Electric potential

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

Choi, W., Jung, M., & Kandemir, M. (2018). Invalid data-Aware coding to enhance the read performance of high-density flash memories. In Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018 (pp. 482-493). [8574563] (Proceedings of the Annual International Symposium on Microarchitecture, MICRO; Vol. 2018-October). IEEE Computer Society. https://doi.org/10.1109/MICRO.2018.00046
Choi, Wonil ; Jung, Myoungsoo ; Kandemir, Mahmut. / Invalid data-Aware coding to enhance the read performance of high-density flash memories. Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018. IEEE Computer Society, 2018. pp. 482-493 (Proceedings of the Annual International Symposium on Microarchitecture, MICRO).
@inproceedings{5aba2dcd004d41e7b26e1712ac6710b4,
title = "Invalid data-Aware coding to enhance the read performance of high-density flash memories",
abstract = "High bit-density flash memories such as Multi-Level Cell (MLC) and Triple-Level Cell (TLC) flash have become a norm, since doubling the cell bit-density can increase the storage capacity by 2X using the same number of cells. However, these high bit-density flash memories suffer from the read variation problem-e.g., the three kinds of bits (i.e., lower, middle, and upper bits) in a TLC cell have different read latencies; reading an upper bit takes a longer time than reading a middle bit, and reading a lower bit takes the minimum time. In this paper, we note that, in the conventional coding, the long read latencies of the middle and upper bits are not reduced even after the lower bit value is invalidated (i.e., no longer used). Motivated by this problem with the traditional coding, we propose a new coding technique, called Invalid Data-Aware (IDA) coding, which reduces the upper and middle bit read latencies close to the lower bit read latency when the lower bit becomes invalid. The main strategy the IDA coding employs is to merge the duplicated voltage states coming from the bit invalidation and reduce the number of (read) trials to identify the voltage state of a cell. To hide the performance and reliability degradation caused by the application of the IDA coding, we also propose to implement it as a part of the data refresh function, which is a fundamental operation in modern SSDs to keep its data safer and longer. With an extensive analysis of a TLC-based SSD using a variety of read-intensive workloads, we report that our IDA coding improves the read response times by 28{\%}, on average; it is also quite effective in devices with different bit densities and timing parameters.",
author = "Wonil Choi and Myoungsoo Jung and Mahmut Kandemir",
year = "2018",
month = "12",
day = "12",
doi = "10.1109/MICRO.2018.00046",
language = "English",
series = "Proceedings of the Annual International Symposium on Microarchitecture, MICRO",
publisher = "IEEE Computer Society",
pages = "482--493",
booktitle = "Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018",
address = "United States",

}

Choi, W, Jung, M & Kandemir, M 2018, Invalid data-Aware coding to enhance the read performance of high-density flash memories. in Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018., 8574563, Proceedings of the Annual International Symposium on Microarchitecture, MICRO, vol. 2018-October, IEEE Computer Society, pp. 482-493, 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018, Fukuoka, Japan, 18/10/20. https://doi.org/10.1109/MICRO.2018.00046

Invalid data-Aware coding to enhance the read performance of high-density flash memories. / Choi, Wonil; Jung, Myoungsoo; Kandemir, Mahmut.

Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018. IEEE Computer Society, 2018. p. 482-493 8574563 (Proceedings of the Annual International Symposium on Microarchitecture, MICRO; Vol. 2018-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Invalid data-Aware coding to enhance the read performance of high-density flash memories

AU - Choi, Wonil

AU - Jung, Myoungsoo

AU - Kandemir, Mahmut

PY - 2018/12/12

Y1 - 2018/12/12

N2 - High bit-density flash memories such as Multi-Level Cell (MLC) and Triple-Level Cell (TLC) flash have become a norm, since doubling the cell bit-density can increase the storage capacity by 2X using the same number of cells. However, these high bit-density flash memories suffer from the read variation problem-e.g., the three kinds of bits (i.e., lower, middle, and upper bits) in a TLC cell have different read latencies; reading an upper bit takes a longer time than reading a middle bit, and reading a lower bit takes the minimum time. In this paper, we note that, in the conventional coding, the long read latencies of the middle and upper bits are not reduced even after the lower bit value is invalidated (i.e., no longer used). Motivated by this problem with the traditional coding, we propose a new coding technique, called Invalid Data-Aware (IDA) coding, which reduces the upper and middle bit read latencies close to the lower bit read latency when the lower bit becomes invalid. The main strategy the IDA coding employs is to merge the duplicated voltage states coming from the bit invalidation and reduce the number of (read) trials to identify the voltage state of a cell. To hide the performance and reliability degradation caused by the application of the IDA coding, we also propose to implement it as a part of the data refresh function, which is a fundamental operation in modern SSDs to keep its data safer and longer. With an extensive analysis of a TLC-based SSD using a variety of read-intensive workloads, we report that our IDA coding improves the read response times by 28%, on average; it is also quite effective in devices with different bit densities and timing parameters.

AB - High bit-density flash memories such as Multi-Level Cell (MLC) and Triple-Level Cell (TLC) flash have become a norm, since doubling the cell bit-density can increase the storage capacity by 2X using the same number of cells. However, these high bit-density flash memories suffer from the read variation problem-e.g., the three kinds of bits (i.e., lower, middle, and upper bits) in a TLC cell have different read latencies; reading an upper bit takes a longer time than reading a middle bit, and reading a lower bit takes the minimum time. In this paper, we note that, in the conventional coding, the long read latencies of the middle and upper bits are not reduced even after the lower bit value is invalidated (i.e., no longer used). Motivated by this problem with the traditional coding, we propose a new coding technique, called Invalid Data-Aware (IDA) coding, which reduces the upper and middle bit read latencies close to the lower bit read latency when the lower bit becomes invalid. The main strategy the IDA coding employs is to merge the duplicated voltage states coming from the bit invalidation and reduce the number of (read) trials to identify the voltage state of a cell. To hide the performance and reliability degradation caused by the application of the IDA coding, we also propose to implement it as a part of the data refresh function, which is a fundamental operation in modern SSDs to keep its data safer and longer. With an extensive analysis of a TLC-based SSD using a variety of read-intensive workloads, we report that our IDA coding improves the read response times by 28%, on average; it is also quite effective in devices with different bit densities and timing parameters.

UR - http://www.scopus.com/inward/record.url?scp=85060055753&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85060055753&partnerID=8YFLogxK

U2 - 10.1109/MICRO.2018.00046

DO - 10.1109/MICRO.2018.00046

M3 - Conference contribution

AN - SCOPUS:85060055753

T3 - Proceedings of the Annual International Symposium on Microarchitecture, MICRO

SP - 482

EP - 493

BT - Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018

PB - IEEE Computer Society

ER -

Choi W, Jung M, Kandemir M. Invalid data-Aware coding to enhance the read performance of high-density flash memories. In Proceedings - 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018. IEEE Computer Society. 2018. p. 482-493. 8574563. (Proceedings of the Annual International Symposium on Microarchitecture, MICRO). https://doi.org/10.1109/MICRO.2018.00046