IOC-LP: Hybrid test data compression/decompression scheme for low power testing

S. Chun, Y. Kim, M. H. Yang, S. Kang

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

The proposed scheme, called the IOC-LP (input reduction and one block compression for low power test), compresses the test data of scan based SoCs to improve the compression ratio in the ATPG process. It does so by using the modified input reduction and novel techniques, a new scan flip-flop reordering for low power test, the newly proposed one block compression, and a novel reordering algorithm. Unlike previous approaches using the cyclic scan register architecture, the proposed scheme is able to compress original test data and to decompress the compressed test data without the cyclic scan register architecture. Therefore, the proposed method leads to a better compression ratio with lower hardware overhead and lower power consumption than previous works. Experimental results on ISCAS '89 and ITC '99 benchmark circuits validated the proposed method.

Original languageEnglish
Pages (from-to)391-398
Number of pages8
JournalIEE Proceedings: Circuits, Devices and Systems
Volume153
Issue number4
DOIs
Publication statusPublished - 2006 Oct 19

Fingerprint

Data compression
Flip flop circuits
Testing
Electric power utilization
Hardware
Networks (circuits)

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

@article{cf2c9bc9767744698a3a5e7f53667230,
title = "IOC-LP: Hybrid test data compression/decompression scheme for low power testing",
abstract = "The proposed scheme, called the IOC-LP (input reduction and one block compression for low power test), compresses the test data of scan based SoCs to improve the compression ratio in the ATPG process. It does so by using the modified input reduction and novel techniques, a new scan flip-flop reordering for low power test, the newly proposed one block compression, and a novel reordering algorithm. Unlike previous approaches using the cyclic scan register architecture, the proposed scheme is able to compress original test data and to decompress the compressed test data without the cyclic scan register architecture. Therefore, the proposed method leads to a better compression ratio with lower hardware overhead and lower power consumption than previous works. Experimental results on ISCAS '89 and ITC '99 benchmark circuits validated the proposed method.",
author = "S. Chun and Y. Kim and Yang, {M. H.} and S. Kang",
year = "2006",
month = "10",
day = "19",
doi = "10.1049/ip-cds:20050307",
language = "English",
volume = "153",
pages = "391--398",
journal = "IET Circuits, Devices and Systems",
issn = "1751-858X",
publisher = "Institution of Engineering and Technology",
number = "4",

}

IOC-LP : Hybrid test data compression/decompression scheme for low power testing. / Chun, S.; Kim, Y.; Yang, M. H.; Kang, S.

In: IEE Proceedings: Circuits, Devices and Systems, Vol. 153, No. 4, 19.10.2006, p. 391-398.

Research output: Contribution to journalArticle

TY - JOUR

T1 - IOC-LP

T2 - Hybrid test data compression/decompression scheme for low power testing

AU - Chun, S.

AU - Kim, Y.

AU - Yang, M. H.

AU - Kang, S.

PY - 2006/10/19

Y1 - 2006/10/19

N2 - The proposed scheme, called the IOC-LP (input reduction and one block compression for low power test), compresses the test data of scan based SoCs to improve the compression ratio in the ATPG process. It does so by using the modified input reduction and novel techniques, a new scan flip-flop reordering for low power test, the newly proposed one block compression, and a novel reordering algorithm. Unlike previous approaches using the cyclic scan register architecture, the proposed scheme is able to compress original test data and to decompress the compressed test data without the cyclic scan register architecture. Therefore, the proposed method leads to a better compression ratio with lower hardware overhead and lower power consumption than previous works. Experimental results on ISCAS '89 and ITC '99 benchmark circuits validated the proposed method.

AB - The proposed scheme, called the IOC-LP (input reduction and one block compression for low power test), compresses the test data of scan based SoCs to improve the compression ratio in the ATPG process. It does so by using the modified input reduction and novel techniques, a new scan flip-flop reordering for low power test, the newly proposed one block compression, and a novel reordering algorithm. Unlike previous approaches using the cyclic scan register architecture, the proposed scheme is able to compress original test data and to decompress the compressed test data without the cyclic scan register architecture. Therefore, the proposed method leads to a better compression ratio with lower hardware overhead and lower power consumption than previous works. Experimental results on ISCAS '89 and ITC '99 benchmark circuits validated the proposed method.

UR - http://www.scopus.com/inward/record.url?scp=33749831295&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33749831295&partnerID=8YFLogxK

U2 - 10.1049/ip-cds:20050307

DO - 10.1049/ip-cds:20050307

M3 - Article

AN - SCOPUS:33749831295

VL - 153

SP - 391

EP - 398

JO - IET Circuits, Devices and Systems

JF - IET Circuits, Devices and Systems

SN - 1751-858X

IS - 4

ER -