Low complexity implementation of slim - HEVC encoder design

Kyungmook Oh, Jaehyuk So, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

High efficiency video coding (HEVC) is the most recently standardized video codec that was completed in January 2013. HEVC standard can achieve about 50 percent of average bit-rate reduction compared to H.264/advanced video coding (AVC) so it can show higher coding efficiency and higher resolution. Although each function in HEVC is similar to previous standard, there are a lot of improvements in respective functions such as prediction methods, block based transform coding, filtering and so on. As HEVC shows better performance than prior video codec standard, it has more complexity issues. Especially, newly added prediction method in inter and intra prediction and improved cost computing method can show high coding performance in software, but the hardware cost becomes very high. In this paper, we focus on its huge complexity and propose low complexity encoder model which is based on high efficiency video codec exhaustive. The proposed slim - HEVC encoder is compliant with HM 10.0 which is developed during standardization of HEVC so that it is consisted of inter and intra prediction modes, in-loop filter and context-based adaptive binary arithmetic (CABAC). Although several functions in HEVC standard are removed, it can make about 1.5 times better performance rather than H.264/AVC. Working frequency of the proposed slim - HEVC encoder is 200MHz when full HD (Full High Definition, 1920×1080) resolution sized video encoded. All of our design has been implemented in Verilog RTL.

Original languageEnglish
Title of host publicationIWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing
PublisherIEEE Computer Society
Volume2016-June
ISBN (Electronic)9781467395557
DOIs
Publication statusPublished - 2016 Jun 30
Event23rd International Conference on Systems, Signals and Image Processing, IWSSIP 2016 - Bratislava, Slovakia
Duration: 2016 May 232016 May 25

Other

Other23rd International Conference on Systems, Signals and Image Processing, IWSSIP 2016
CountrySlovakia
CityBratislava
Period16/5/2316/5/25

Fingerprint

Image coding
Computer hardware description languages
Standardization
Costs
Hardware

All Science Journal Classification (ASJC) codes

  • Artificial Intelligence
  • Computer Networks and Communications
  • Signal Processing
  • Software

Cite this

Oh, K., So, J., & Kim, J. (2016). Low complexity implementation of slim - HEVC encoder design. In IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing (Vol. 2016-June). [7502735] IEEE Computer Society. https://doi.org/10.1109/IWSSIP.2016.7502735
Oh, Kyungmook ; So, Jaehyuk ; Kim, Jaeseok. / Low complexity implementation of slim - HEVC encoder design. IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing. Vol. 2016-June IEEE Computer Society, 2016.
@inproceedings{8431512716e44305a9ef512111038815,
title = "Low complexity implementation of slim - HEVC encoder design",
abstract = "High efficiency video coding (HEVC) is the most recently standardized video codec that was completed in January 2013. HEVC standard can achieve about 50 percent of average bit-rate reduction compared to H.264/advanced video coding (AVC) so it can show higher coding efficiency and higher resolution. Although each function in HEVC is similar to previous standard, there are a lot of improvements in respective functions such as prediction methods, block based transform coding, filtering and so on. As HEVC shows better performance than prior video codec standard, it has more complexity issues. Especially, newly added prediction method in inter and intra prediction and improved cost computing method can show high coding performance in software, but the hardware cost becomes very high. In this paper, we focus on its huge complexity and propose low complexity encoder model which is based on high efficiency video codec exhaustive. The proposed slim - HEVC encoder is compliant with HM 10.0 which is developed during standardization of HEVC so that it is consisted of inter and intra prediction modes, in-loop filter and context-based adaptive binary arithmetic (CABAC). Although several functions in HEVC standard are removed, it can make about 1.5 times better performance rather than H.264/AVC. Working frequency of the proposed slim - HEVC encoder is 200MHz when full HD (Full High Definition, 1920×1080) resolution sized video encoded. All of our design has been implemented in Verilog RTL.",
author = "Kyungmook Oh and Jaehyuk So and Jaeseok Kim",
year = "2016",
month = "6",
day = "30",
doi = "10.1109/IWSSIP.2016.7502735",
language = "English",
volume = "2016-June",
booktitle = "IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing",
publisher = "IEEE Computer Society",
address = "United States",

}

Oh, K, So, J & Kim, J 2016, Low complexity implementation of slim - HEVC encoder design. in IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing. vol. 2016-June, 7502735, IEEE Computer Society, 23rd International Conference on Systems, Signals and Image Processing, IWSSIP 2016, Bratislava, Slovakia, 16/5/23. https://doi.org/10.1109/IWSSIP.2016.7502735

Low complexity implementation of slim - HEVC encoder design. / Oh, Kyungmook; So, Jaehyuk; Kim, Jaeseok.

IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing. Vol. 2016-June IEEE Computer Society, 2016. 7502735.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Low complexity implementation of slim - HEVC encoder design

AU - Oh, Kyungmook

AU - So, Jaehyuk

AU - Kim, Jaeseok

PY - 2016/6/30

Y1 - 2016/6/30

N2 - High efficiency video coding (HEVC) is the most recently standardized video codec that was completed in January 2013. HEVC standard can achieve about 50 percent of average bit-rate reduction compared to H.264/advanced video coding (AVC) so it can show higher coding efficiency and higher resolution. Although each function in HEVC is similar to previous standard, there are a lot of improvements in respective functions such as prediction methods, block based transform coding, filtering and so on. As HEVC shows better performance than prior video codec standard, it has more complexity issues. Especially, newly added prediction method in inter and intra prediction and improved cost computing method can show high coding performance in software, but the hardware cost becomes very high. In this paper, we focus on its huge complexity and propose low complexity encoder model which is based on high efficiency video codec exhaustive. The proposed slim - HEVC encoder is compliant with HM 10.0 which is developed during standardization of HEVC so that it is consisted of inter and intra prediction modes, in-loop filter and context-based adaptive binary arithmetic (CABAC). Although several functions in HEVC standard are removed, it can make about 1.5 times better performance rather than H.264/AVC. Working frequency of the proposed slim - HEVC encoder is 200MHz when full HD (Full High Definition, 1920×1080) resolution sized video encoded. All of our design has been implemented in Verilog RTL.

AB - High efficiency video coding (HEVC) is the most recently standardized video codec that was completed in January 2013. HEVC standard can achieve about 50 percent of average bit-rate reduction compared to H.264/advanced video coding (AVC) so it can show higher coding efficiency and higher resolution. Although each function in HEVC is similar to previous standard, there are a lot of improvements in respective functions such as prediction methods, block based transform coding, filtering and so on. As HEVC shows better performance than prior video codec standard, it has more complexity issues. Especially, newly added prediction method in inter and intra prediction and improved cost computing method can show high coding performance in software, but the hardware cost becomes very high. In this paper, we focus on its huge complexity and propose low complexity encoder model which is based on high efficiency video codec exhaustive. The proposed slim - HEVC encoder is compliant with HM 10.0 which is developed during standardization of HEVC so that it is consisted of inter and intra prediction modes, in-loop filter and context-based adaptive binary arithmetic (CABAC). Although several functions in HEVC standard are removed, it can make about 1.5 times better performance rather than H.264/AVC. Working frequency of the proposed slim - HEVC encoder is 200MHz when full HD (Full High Definition, 1920×1080) resolution sized video encoded. All of our design has been implemented in Verilog RTL.

UR - http://www.scopus.com/inward/record.url?scp=84978795449&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84978795449&partnerID=8YFLogxK

U2 - 10.1109/IWSSIP.2016.7502735

DO - 10.1109/IWSSIP.2016.7502735

M3 - Conference contribution

AN - SCOPUS:84978795449

VL - 2016-June

BT - IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing

PB - IEEE Computer Society

ER -

Oh K, So J, Kim J. Low complexity implementation of slim - HEVC encoder design. In IWSSIP 2016 - Proceedings of the 23rd International Conference on Systems, Signals and Image Processing. Vol. 2016-June. IEEE Computer Society. 2016. 7502735 https://doi.org/10.1109/IWSSIP.2016.7502735