Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT

Seung Moon Yoo, Seong Ook Jung, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

In this paper, a new test pattern generator with a 2-level LFSR and a fast pattern transferring method for the scan-based BIST structure are proposed. XOR input paths in the 2-level LFSR scheme are changed by counter outputs to generate less linear-dependent and auto-correlated test patterns for better fault coverage. Test patterns are transferred into the scan chain by using an asynchronous internal high frequency clock to reduce test time.

Original languageEnglish
Title of host publicationISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages1-4
Number of pages4
Volume4
DOIs
Publication statusPublished - 2001 Dec 1
Event2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia
Duration: 2001 May 62001 May 9

Other

Other2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
CountryAustralia
CitySydney, NSW
Period01/5/601/5/9

Fingerprint

Built-in self test
Clocks
Costs

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yoo, S. M., Jung, S. O., & Kang, S. M. (2001). Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (Vol. 4, pp. 1-4). [922153] https://doi.org/10.1109/ISCAS.2001.922153
Yoo, Seung Moon ; Jung, Seong Ook ; Kang, Sung Mo. / Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT. ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. Vol. 4 2001. pp. 1-4
@inproceedings{a4eef7356886414589b46c3b1fa56633,
title = "Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT",
abstract = "In this paper, a new test pattern generator with a 2-level LFSR and a fast pattern transferring method for the scan-based BIST structure are proposed. XOR input paths in the 2-level LFSR scheme are changed by counter outputs to generate less linear-dependent and auto-correlated test patterns for better fault coverage. Test patterns are transferred into the scan chain by using an asynchronous internal high frequency clock to reduce test time.",
author = "Yoo, {Seung Moon} and Jung, {Seong Ook} and Kang, {Sung Mo}",
year = "2001",
month = "12",
day = "1",
doi = "10.1109/ISCAS.2001.922153",
language = "English",
isbn = "0780366859",
volume = "4",
pages = "1--4",
booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

}

Yoo, SM, Jung, SO & Kang, SM 2001, Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT. in ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. vol. 4, 922153, pp. 1-4, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 01/5/6. https://doi.org/10.1109/ISCAS.2001.922153

Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT. / Yoo, Seung Moon; Jung, Seong Ook; Kang, Sung Mo.

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. Vol. 4 2001. p. 1-4 922153.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT

AU - Yoo, Seung Moon

AU - Jung, Seong Ook

AU - Kang, Sung Mo

PY - 2001/12/1

Y1 - 2001/12/1

N2 - In this paper, a new test pattern generator with a 2-level LFSR and a fast pattern transferring method for the scan-based BIST structure are proposed. XOR input paths in the 2-level LFSR scheme are changed by counter outputs to generate less linear-dependent and auto-correlated test patterns for better fault coverage. Test patterns are transferred into the scan chain by using an asynchronous internal high frequency clock to reduce test time.

AB - In this paper, a new test pattern generator with a 2-level LFSR and a fast pattern transferring method for the scan-based BIST structure are proposed. XOR input paths in the 2-level LFSR scheme are changed by counter outputs to generate less linear-dependent and auto-correlated test patterns for better fault coverage. Test patterns are transferred into the scan chain by using an asynchronous internal high frequency clock to reduce test time.

UR - http://www.scopus.com/inward/record.url?scp=74049160561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=74049160561&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2001.922153

DO - 10.1109/ISCAS.2001.922153

M3 - Conference contribution

SN - 0780366859

SN - 9780780366855

VL - 4

SP - 1

EP - 4

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

ER -

Yoo SM, Jung SO, Kang SM. Low cost and high efficiency BIST scheme with 2-level LFSR and ATPT. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. Vol. 4. 2001. p. 1-4. 922153 https://doi.org/10.1109/ISCAS.2001.922153