Low-power embedded processor design using branch direction

Gi Ho Park; Jung Wook Park; Gunok Jung; Shin Dug Kim

doi:10.1587/transfun.E92.A.3180

Low-power embedded processor design using branch direction

Gi Ho Park, Jung Wook Park, Gunok Jung, Shin Dug Kim

Department of Computer Science

Research output: Contribution to journal › Article › peer-review

Abstract

This paper presents a wordline gating logic for reducing unnecessary BTB accesses. Partial bit of the branch predictor was simultaneously recorded in the middle of BTB to prevent further SRAM operation. Experimental results with embedded applications showed that the proposed mechanism reduces around 38% of BTB power consumption.

Original language	English
Pages (from-to)	3180-3181
Number of pages	2
Journal	IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Volume	E92-A
Issue number	12
DOIs	https://doi.org/10.1587/transfun.E92.A.3180
Publication status	Published - 2009 Dec

All Science Journal Classification (ASJC) codes

Signal Processing
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering
Applied Mathematics

Access to Document

10.1587/transfun.E92.A.3180

Fingerprint Dive into the research topics of 'Low-power embedded processor design using branch direction'. Together they form a unique fingerprint.

Cite this

@article{7c4aaf7c360240acb06bcee9cd7dd918,

title = "Low-power embedded processor design using branch direction",

abstract = "This paper presents a wordline gating logic for reducing unnecessary BTB accesses. Partial bit of the branch predictor was simultaneously recorded in the middle of BTB to prevent further SRAM operation. Experimental results with embedded applications showed that the proposed mechanism reduces around 38% of BTB power consumption.",

author = "Park, {Gi Ho} and Park, {Jung Wook} and Gunok Jung and Kim, {Shin Dug}",

year = "2009",

month = dec,

doi = "10.1587/transfun.E92.A.3180",

language = "English",

volume = "E92-A",

pages = "3180--3181",

journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",

issn = "0916-8508",

publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",

number = "12",

}

TY - JOUR

T1 - Low-power embedded processor design using branch direction

AU - Park, Gi Ho

AU - Park, Jung Wook

AU - Jung, Gunok

AU - Kim, Shin Dug

PY - 2009/12

Y1 - 2009/12

N2 - This paper presents a wordline gating logic for reducing unnecessary BTB accesses. Partial bit of the branch predictor was simultaneously recorded in the middle of BTB to prevent further SRAM operation. Experimental results with embedded applications showed that the proposed mechanism reduces around 38% of BTB power consumption.

AB - This paper presents a wordline gating logic for reducing unnecessary BTB accesses. Partial bit of the branch predictor was simultaneously recorded in the middle of BTB to prevent further SRAM operation. Experimental results with embedded applications showed that the proposed mechanism reduces around 38% of BTB power consumption.

UR - http://www.scopus.com/inward/record.url?scp=84884214768&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84884214768&partnerID=8YFLogxK

U2 - 10.1587/transfun.E92.A.3180

DO - 10.1587/transfun.E92.A.3180

M3 - Article

AN - SCOPUS:84884214768

VL - E92-A

SP - 3180

EP - 3181

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -

Low-power embedded processor design using branch direction

Abstract

All Science Journal Classification (ASJC) codes

Access to Document

Other files and links

Cite this