Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs

Junha Im, Misuk Cho, Yunho Jung, Jaeseok Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

In this paper, we propose an efficient design and implementation results of a high speed 2TX-2RX multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) wireless LAN (WLAN) baseband processor. The proposed processor includes bit-parallel processing transmitter physical layer convergence procedure (TX-PLCP) processor and space-division multiplexing (SDM) symbol detector, which have been optimized for low power consumption and low hardware overhead. It was implemented using 0.18-μm CMOS technology. The proposed architecture can operate at a 40-MHz clock frequency and supports the maximum data rate of 130Mbps. The logic gate count for the processor is 978K and the power consumption is 62 / 284mW (TX / RX), respectively.

Original languageEnglish
Title of host publication2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009
Pages601-604
Number of pages4
DOIs
Publication statusPublished - 2009 Oct 26
Event2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 - Taipei, Taiwan, Province of China
Duration: 2009 May 242009 May 27

Other

Other2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009
CountryTaiwan, Province of China
CityTaipei
Period09/5/2409/5/27

Fingerprint

Local area networks
Orthogonal frequency division multiplexing
Electric power utilization
Logic gates
Multiplexing
Clocks
Transmitters
Detectors
Hardware
Processing

All Science Journal Classification (ASJC) codes

  • Electrical and Electronic Engineering

Cite this

Im, J., Cho, M., Jung, Y., & Kim, J. (2009). Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs. In 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009 (pp. 601-604). [5117820] https://doi.org/10.1109/ISCAS.2009.5117820
Im, Junha ; Cho, Misuk ; Jung, Yunho ; Kim, Jaeseok. / Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs. 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009. 2009. pp. 601-604
@inproceedings{862cc0fe86d249f3b349a54d52f7b2d1,
title = "Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs",
abstract = "In this paper, we propose an efficient design and implementation results of a high speed 2TX-2RX multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) wireless LAN (WLAN) baseband processor. The proposed processor includes bit-parallel processing transmitter physical layer convergence procedure (TX-PLCP) processor and space-division multiplexing (SDM) symbol detector, which have been optimized for low power consumption and low hardware overhead. It was implemented using 0.18-μm CMOS technology. The proposed architecture can operate at a 40-MHz clock frequency and supports the maximum data rate of 130Mbps. The logic gate count for the processor is 978K and the power consumption is 62 / 284mW (TX / RX), respectively.",
author = "Junha Im and Misuk Cho and Yunho Jung and Jaeseok Kim",
year = "2009",
month = "10",
day = "26",
doi = "10.1109/ISCAS.2009.5117820",
language = "English",
isbn = "9781424438280",
pages = "601--604",
booktitle = "2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009",

}

Im, J, Cho, M, Jung, Y & Kim, J 2009, Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs. in 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009., 5117820, pp. 601-604, 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009, Taipei, Taiwan, Province of China, 09/5/24. https://doi.org/10.1109/ISCAS.2009.5117820

Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs. / Im, Junha; Cho, Misuk; Jung, Yunho; Kim, Jaeseok.

2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009. 2009. p. 601-604 5117820.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs

AU - Im, Junha

AU - Cho, Misuk

AU - Jung, Yunho

AU - Kim, Jaeseok

PY - 2009/10/26

Y1 - 2009/10/26

N2 - In this paper, we propose an efficient design and implementation results of a high speed 2TX-2RX multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) wireless LAN (WLAN) baseband processor. The proposed processor includes bit-parallel processing transmitter physical layer convergence procedure (TX-PLCP) processor and space-division multiplexing (SDM) symbol detector, which have been optimized for low power consumption and low hardware overhead. It was implemented using 0.18-μm CMOS technology. The proposed architecture can operate at a 40-MHz clock frequency and supports the maximum data rate of 130Mbps. The logic gate count for the processor is 978K and the power consumption is 62 / 284mW (TX / RX), respectively.

AB - In this paper, we propose an efficient design and implementation results of a high speed 2TX-2RX multiple-input multiple-output orthogonal frequency division multiplexing (MIMO-OFDM) wireless LAN (WLAN) baseband processor. The proposed processor includes bit-parallel processing transmitter physical layer convergence procedure (TX-PLCP) processor and space-division multiplexing (SDM) symbol detector, which have been optimized for low power consumption and low hardware overhead. It was implemented using 0.18-μm CMOS technology. The proposed architecture can operate at a 40-MHz clock frequency and supports the maximum data rate of 130Mbps. The logic gate count for the processor is 978K and the power consumption is 62 / 284mW (TX / RX), respectively.

UR - http://www.scopus.com/inward/record.url?scp=70350139584&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70350139584&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2009.5117820

DO - 10.1109/ISCAS.2009.5117820

M3 - Conference contribution

SN - 9781424438280

SP - 601

EP - 604

BT - 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009

ER -

Im J, Cho M, Jung Y, Kim J. Low-power low-complexity MIMO-OFDM baseband processor for wireless LANs. In 2009 IEEE International Symposium on Circuits and Systems, ISCAS 2009. 2009. p. 601-604. 5117820 https://doi.org/10.1109/ISCAS.2009.5117820